{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T08:10:02Z","timestamp":1741248602287,"version":"3.38.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2011,6,17]],"date-time":"2011-06-17T00:00:00Z","timestamp":1308268800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1007\/s10836-011-5232-9","type":"journal-article","created":{"date-parts":[[2011,6,17]],"date-time":"2011-06-17T19:25:54Z","timestamp":1308338754000},"page":"477-484","source":"Crossref","is-referenced-by-count":1,"title":["An Optimized Seed-based Pseudo-random Test Pattern Generator: Theory and Implementation"],"prefix":"10.1007","volume":"27","author":[{"given":"Haijun","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongjia","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaochong","family":"Lei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhibiao","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,6,17]]},"reference":[{"key":"5232_CR1","unstructured":"Abramovici M, Breuer M, Freidman A (1990) Digital systems testing and testable design. Wiley-Interscience Publication."},{"issue":"5","key":"5232_CR2","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1109\/TCAD.2009.2015736","volume":"28","author":"AS Abu-Issa","year":"2009","unstructured":"Abu-Issa AS, Quigley SF (2009) Bit-swapping LFSR and scan-chain ordering: a novel technique for peak-and average-power reduction in scan-based BIST. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28(5):755\u2013759","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5232_CR3","unstructured":"Basturkmen NZ, Reddy SM, Pomeranz I (Oct. 2002) Pseudo random patterns using Markov sources for scan BIST. In Proc. IEEE Test Symp., pp 1013\u20131021."},{"key":"5232_CR4","unstructured":"Bellos M, Bakalis D, Nikolos D (Feb. 2004) Scan cell ordering for low power BIST. In Proc. IEEE Computer society Annual Symp., pp 281\u2013284."},{"issue":"3","key":"5232_CR5","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TVLSI.2004.842885","volume":"13","author":"S Bhunia","year":"2005","unstructured":"Bhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first-level supply gating. IEEE Transactions on Very Large Scale Integration Systems 13(3):384\u2013395","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"5232_CR6","unstructured":"Bhunia S, Mahmoodi H, Ghosh D, Roy K (Mar. 2005) Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning. In Proc. Sixth International utality of Electronic Design Symp., pp 453-458."},{"key":"5232_CR7","unstructured":"Bhunia S, Mahmoodi H, Raychowdhury A, Roy K (Oct. 2004) First level hold: a novel low-overhead delay fault testing technique. 19th IEEE International Defect and Fault Tolerance in VLSI Systems Symp., pp 314-315."},{"key":"5232_CR8","unstructured":"Chaowen Y, Reddy SM, Pomeranz I (Nov. 2004) Weighted pseudo-random BIST for n-detection of single stuck-at faults. In IEEE Test Symp., pp 178\u2013183."},{"issue":"3","key":"5232_CR9","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1109\/TCAD.2002.807890","volume":"22","author":"J-J Chen","year":"2003","unstructured":"Chen J-J, Yang C-K, Lee K-J (2003) Test pattern generation and clock disabling for simultaneous test time and power reduction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22(3):363\u2013370","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5232_CR10","unstructured":"Corno F, Rebaudengo M, Reorda MS, Squillero, Violante M (Apr. 2000) Low power BIST via non-linear hybrid cellular automata. In Proc. VLSI Testing Symp., pp 29\u201334."},{"key":"5232_CR11","unstructured":"Farooqi A, Gale RO, Reddy SM, Nutter B, Monico C (Mar. 2009) Markov source based test length optimized SCAN-BIST architecture. In Proc. IEEE Quality of Electronic Design Symp., pp 708\u2013714."},{"key":"5232_CR12","unstructured":"Girard P (Mar. 2000) Low power testing of VLSI circuits: problems and solutions. In IEEE 2000 First International Symp., pp 173\u2013179."},{"key":"5232_CR13","unstructured":"Girard P, Guiller L, Landrault C, Pravossoudovitch S (Apr. 1999) A test vector inhibiting technique for low energy BIST design. In Proc. IEEE VLSI Test Symp., pp 407\u2013412."},{"key":"5232_CR14","unstructured":"Higami Y, Kobayashi S, Takamatsu Y, Kajihara S (Nov. 2004) Techniques for finding Xs in test sequences for sequential circuits and applications to test length\/power reduction. In Proc. IEEE Test Symp., pp 46\u201349."},{"key":"5232_CR15","unstructured":"Huang XL, Huang JI (Jan. 2006) A routability constrained scan chain ordering technique for test power reduction. In Proc. Asia and South Pacific Design Automation Conf., pp 5."},{"issue":"12","key":"5232_CR16","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/TVLSI.2004.837985","volume":"12","author":"A Jas","year":"2004","unstructured":"Jas A, Krishna CV, Touba NA (2004) Weighted pseudorandom hybrid BIST. IEEE Transactions on Very Large Scale Integration Systems 12(12):1277\u20131283","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"5232_CR17","unstructured":"Lai N-C, Wang S-J, Fu Y-H (Nov. 2004) Low power BIST with smoother and scan-chain reorder. In Proc. Test Symp., pp 40\u201345."},{"key":"5232_CR18","unstructured":"Lee C-Y, Li C-M (Nov. 2005) Segment weighted random BIST (SWR-BIST): a low power BIST technique. In Proc. Asian Solid-State Circuits Conf., pp 333\u2013336."},{"key":"5232_CR19","unstructured":"Lee H, Pomeranz I, Reddy SM (Mar. 2004) Scan BIST targeting transition faults using a Markov source. In Proc. IEEE Quality Electronic Design Symp., pp 497\u2013502."},{"key":"5232_CR20","unstructured":"Li W, Yu C, Reddy SM, Pomeranz I (Jun. 2003) A scan BIST generation method using a Markov source and partial bit-fixing. In Proc. IEEE Design Automation Symp., pp 554\u2013559."},{"key":"5232_CR21","doi-asserted-by":"crossref","unstructured":"Manich S, Gabarro A (May 1999) Low power BIST by filtering non-detecting vectors. In Proc. European Test Workshop, pp 165\u2013170.","DOI":"10.1109\/ETW.1999.804524"},{"issue":"3","key":"5232_CR22","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/TC.2007.70794","volume":"57","author":"M Nourani","year":"2008","unstructured":"Nourani M, Tehranipoor M, Ahmed N (2008) Low-transition test pattern generation for BIST-based applications. IEEE Transactions on Computers 57(3):303\u2013315","journal-title":"IEEE Transactions on Computers"},{"key":"5232_CR23","unstructured":"Polian I, Becker B, Reddy SM (Jul. 2003) Evolutionary optimization of Markov sources for pseudo random scan BIST. In Proc. IEEE Automation and Test Symp., pp 1184\u20131185."},{"key":"5232_CR24","unstructured":"Tamarapalli N, Rajski J (Oct. 1996) Constructive multi-phase test point insertion for scan-based BIST. In Proc. IEEE International Test Conference, pp 649\u2013658."},{"key":"5232_CR25","doi-asserted-by":"crossref","unstructured":"Touba N, McCluskey E (May 1996) Test point insertion based on path tracing. In IEEE VLSI Test Symp., pp 2\u20138.","DOI":"10.1109\/VTEST.1996.510828"},{"key":"5232_CR26","unstructured":"Voyiatzis I, Efstathiou C (Mar. 2008) An efficient architecture for accumulator-based test generation of SIC pairs. DTIS 2008. 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, pp 1\u201311."},{"key":"5232_CR27","unstructured":"Voyiatzis I, Haniotakis T, Halatsis C (Oct. 2006) Algorithm for the generation of SIC pairs and its implementation in a BIST environment. In IEE proc. Circuits, Devices and Systems, pp 427\u2013432."},{"key":"5232_CR28","doi-asserted-by":"crossref","unstructured":"Waicukauski JS, Lindbloom E, Eichelberger EB, Forlenza OP (1989) WRP: a method for generating weighted random patterns. IBM Journal of Research and Development 33(2):149\u2013161","DOI":"10.1147\/rd.332.0149"},{"issue":"7","key":"5232_CR29","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/TVLSI.2007.899234","volume":"15","author":"S Wang","year":"2007","unstructured":"Wang S (2007) A BIST TPG for low power dissipation and high fault coverage. IEEE Transactions on Very Large Scale Integration Systems 15(7):777\u2013789","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"8","key":"5232_CR30","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1109\/TCAD.2005.855929","volume":"25","author":"S Wang","year":"2006","unstructured":"Wang S, Chakradhar ST (2006) A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs. IEEE Transactions on Computer-Aided Design 25(8):1555\u20131564","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"7","key":"5232_CR31","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/TCAD.2002.1013896","volume":"21","author":"S Wang","year":"2002","unstructured":"Wang S, Gupta SK (2002) DS-LFSR: a BIST TPG for switching activity. IEEE Transactions on Computer-Aided Design 21(7):842\u2013851","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"12","key":"5232_CR32","doi-asserted-by":"crossref","first-page":"1619","DOI":"10.1109\/TC.2007.70767","volume":"56","author":"D Xiang","year":"2007","unstructured":"Xiang D, Chen M, Fujiwara H (2007) Using weighted scan enable signals to improve test effectiveness of scan-based BIST. IEEE Transactions on Computers 56(12):1619\u20131628","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"5232_CR33","doi-asserted-by":"crossref","first-page":"999","DOI":"10.1109\/TCAD.2008.923260","volume":"27","author":"D Xiang","year":"2008","unstructured":"Xiang D, Zhao Y, Chakrabarty K, Fujiwara H (2008) A reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(6):999\u20131012","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"11","key":"5232_CR34","doi-asserted-by":"crossref","first-page":"1389","DOI":"10.1109\/43.892863","volume":"19","author":"X-D Zhang","year":"2000","unstructured":"Zhang X-D, Shan W, Roy K (2000) Low-power weighted random pattern testing. IEEE Transactions on Computer-Aided Design 19(11):1389\u20131398","journal-title":"IEEE Transactions on Computer-Aided Design"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5232-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5232-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5232-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T07:49:05Z","timestamp":1741247345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5232-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,17]]},"references-count":34,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,8]]}},"alternative-id":["5232"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5232-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2011,6,17]]}}}