{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T15:29:11Z","timestamp":1648567751619},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1007\/s10836-011-5241-8","type":"journal-article","created":{"date-parts":[[2011,8,30]],"date-time":"2011-08-30T23:31:22Z","timestamp":1314747082000},"page":"583-598","source":"Crossref","is-referenced-by-count":0,"title":["A New Design-for-Testability Method Based on Thru-Testability"],"prefix":"10.1007","volume":"27","author":[{"given":"Chia Yee","family":"Ooi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,1]]},"reference":[{"issue":"4","key":"5241_CR1","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MDT.1985.294746","volume":"2","author":"MS Abadir","year":"1985","unstructured":"Abadir MS, Breuer MA (1985) A knowledge based system for designing testable VLSI chips. IEEE Des Test Comput 2(4):56\u201368","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"5241_CR2","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF00938685","volume":"1","author":"VD Agrawal","year":"1990","unstructured":"Agrawal VD, Cheng KT (1990) Finite state machine synthesis with embedded test function. J Electron Test Theory Appl 1(3):221\u2013228","journal-title":"J Electron Test Theory Appl"},{"key":"5241_CR3","doi-asserted-by":"crossref","unstructured":"Asaka T, Bhattacharya S, Dey S, Yoshida M (1997) H-scan+: a practical low-overhead RTL design-for-testability technique for industrial designs. Proc International Test Conference: 265\u2013274","DOI":"10.1109\/TEST.1997.639622"},{"key":"5241_CR4","doi-asserted-by":"crossref","unstructured":"Bhattacharya S, Dey S (1996) H-scan: a high level alternative to full-scan testing with reduced area and test application overheads. Proc IEEE 14th VLSI Test Symposium (VTS\u201996): 74\u201380","DOI":"10.1109\/VTEST.1996.510838"},{"key":"5241_CR5","unstructured":"Chaiyakul V, Gajski DD (1992) Assignment decision diagram for high level synthesis. Technical Report: 5\u201350"},{"key":"5241_CR6","doi-asserted-by":"crossref","unstructured":"Chakradhar ST, Balakrishnan A, Agrawal VD (1994) An exact algorithm for selecting partial scan flip-flops. Proc. of 31st ACM\/IEEE Design Automation Conference: 81\u201386","DOI":"10.1145\/196244.196285"},{"issue":"2","key":"5241_CR7","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","volume":"23","author":"S Freeman","year":"1988","unstructured":"Freeman S (1988) Test generation for datapath logic: the F-path method. IEEE Trans Solid State Circuits 23(2):421\u2013427","journal-title":"IEEE Trans Solid State Circuits"},{"issue":"9","key":"5241_CR8","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1109\/TCAD.2008.927757","volume":"27","author":"H Fujiwara","year":"2008","unstructured":"Fujiwara H, Iwata H, Yoneda T, Ooi CY (2008) A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models. IEEE Trans CAD Integr Circuits Syst 27(9):1535\u20131544","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"issue":"4","key":"5241_CR9","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/12.54846","volume":"39","author":"R Gupta","year":"1990","unstructured":"Gupta R, Gupta R, Breuer MA (1990) The BALLAST methodology for structured partial scan design. IEEE Trans Comput 39(4):538\u2013548","journal-title":"IEEE Trans Comput"},{"key":"5241_CR10","doi-asserted-by":"crossref","first-page":"1115","DOI":"10.1109\/43.406713","volume":"14","author":"S Kanjilal","year":"1995","unstructured":"Kanjilal S, Chakradhar ST, Agrawal VD (1995) Test function embedding algorithms with application to interconnected finite state machines. IEEE Trans CAD 14:1115\u20131127","journal-title":"IEEE Trans CAD"},{"key":"5241_CR11","doi-asserted-by":"crossref","first-page":"1268","DOI":"10.1109\/43.466342","volume":"14","author":"S Kanjilal","year":"1995","unstructured":"Kanjilal S, Chakradhar ST, Agrawal VD (1995) A partition and resynthesis approach to testable design of large circuits. IEEE Trans CAD 14:1268\u20131276","journal-title":"IEEE Trans CAD"},{"key":"5241_CR12","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1007\/BF00993313","volume":"7","author":"KS Kim","year":"1995","unstructured":"Kim KS, Kime CR (1995) Partial scan flip-flop selection by use of empirical testability. J Electron Test Theory Appl 7:47\u201359","journal-title":"J Electron Test Theory Appl"},{"key":"5241_CR13","doi-asserted-by":"crossref","first-page":"948","DOI":"10.1109\/TCAD.2005.847894","volume":"24","author":"YC Kim","year":"2005","unstructured":"Kim YC, Agrawal VD, Saluja KK (2005) Combinational automatic test pattern generation for acyclic sequential circuits. IEEE Trans CAD 24:948\u2013956","journal-title":"IEEE Trans CAD"},{"key":"5241_CR14","unstructured":"Lee DH, Reddy SM (1990) On determining scan flip-flops in partial-scan designs. Proc Int Conf on Computer-Aided Design: 322\u2014325"},{"issue":"19","key":"5241_CR15","first-page":"852","volume":"17","author":"C Lin","year":"1998","unstructured":"Lin C, Marek-Sadowska M, Lee MT, Chen K (1998) Cost-free scan: a low-overhead scan path design. IEEE Trans CAD Integr Circuits Syst 17(19):852\u2013861","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"key":"5241_CR16","unstructured":"Norwood RB, McCluskey EJ (1996) Orthogonal scan: low overhead scan for data paths. Proc International Test Conference: 659\u2013668"},{"key":"5241_CR17","unstructured":"Ooi CY, Fujiwara H (2006) A new class of sequential circuits with acyclic test generation complexity. International Conference on Computer Design: 425\u2013431"},{"issue":"9","key":"5241_CR18","doi-asserted-by":"crossref","first-page":"1087","DOI":"10.1109\/TVLSI.2005.857157","volume":"13","author":"I Pomeranz","year":"2005","unstructured":"Pomeranz I, Reddy SM (2005) Autoscan: a scan design without external scan inputs or outputs. IEEE Trans Very Large Scale Integr Syst 13(9):1087\u20131095","journal-title":"IEEE Trans Very Large Scale Integr Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5241-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5241-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5241-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:32:30Z","timestamp":1560515550000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5241-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,1]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,10]]}},"alternative-id":["5241"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5241-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,1]]}}}