{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T06:26:31Z","timestamp":1648535191798},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s10836-011-5244-5","type":"journal-article","created":{"date-parts":[[2011,9,9]],"date-time":"2011-09-09T09:06:43Z","timestamp":1315559203000},"page":"121-135","source":"Crossref","is-referenced-by-count":9,"title":["Scheduling Tests for 3D Stacked Chips under Power Constraints"],"prefix":"10.1007","volume":"28","author":[{"given":"Breeta","family":"SenGupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Urban","family":"Ingelsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,10]]},"reference":[{"issue":"2","key":"5244_CR1","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"RM Chou","year":"1997","unstructured":"Chou RM, Saluja KK, Agrawal VD (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans Very Large Scale Integr (VLSI) Syst 5(2):175\u2013185","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5244_CR2","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1016\/S0377-2217(99)00357-4","volume":"128","author":"E Hopper","year":"2001","unstructured":"Hopper E, Turton BCH (2001) An empirical investigation of meta-heuristic and heuristic algorithms for a 2D packing problem. Eur J Oper Res 128:34\u201357","journal-title":"Eur J Oper Res"},{"key":"5244_CR3","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Wrapper\/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs, no 44.3, pp 685\u2013690"},{"key":"5244_CR4","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test: Theory Appl 18:213\u2013230","journal-title":"J Electron Test: Theory Appl"},{"issue":"12","key":"5244_CR5","doi-asserted-by":"crossref","first-page":"1619","DOI":"10.1109\/TC.2003.1252857","volume":"52","author":"V Iyengar","year":"2003","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2003) Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip. IEEE Trans Comput 52(12):1619\u20131632","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"5244_CR6","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1023\/A:1016589322936","volume":"18","author":"E Larsson","year":"2002","unstructured":"Larsson E, Peng Z (2002) An integrated framework for the design and optimization of soc test solutions. J Electron Test: Theory Appl 18(4):385\u2013400 (Special Issue on Plug-and-Play Test Automation for System-on-a-Chip)","journal-title":"J Electron Test: Theory Appl"},{"key":"5244_CR7","unstructured":"Lee H-HS, Chakrabarty K (2009) Test challenges for 3D integrated circuits. IEEE design and test of computers. Special Issue on 3D IC Design and Test, pp 26\u201335"},{"key":"5244_CR8","unstructured":"Lee Y-J, Lim SK (2008) Co-optimization of signal, power, and thermal distribution networks for 3D ICs. In: Proceedings of electrical design of advanced packaging and systems symposium, pp 163\u2013166"},{"key":"5244_CR9","unstructured":"Lewis DL, Lee H-HS (2007) A scan-island based design enabling pre-bond testability in die-stacked microprocessors. In: Proceedings of the IEEE International Test Conference (ITC), pp 1\u20138"},{"key":"5244_CR10","unstructured":"Marinissen EJ, Zorian Y (2009) Testing 3D chips containing through-silicon vias. In: Proceedings of the IEEE International Test Conference (ITC), pp 1\u201311"},{"key":"5244_CR11","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Chakrabarty K, Iyengar V (2002) A set of benchmarks for modular testing of SOCs. In: International Test Conference (ITC), no 19.1, pp 519\u2013528","DOI":"10.1109\/TEST.2002.1041802"},{"key":"5244_CR12","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1023\/A:1016585206097","volume":"18","author":"EJ Marinissen","year":"2002","unstructured":"Marinissen EJ, Kapur R, Lousberg M, McLaurin T, Richetti M, Zorian Y (2002) On IEEE P1500s standard for embedded core test. J Electron Test: Theory Appl 18:365\u2013383","journal-title":"J Electron Test: Theory Appl"},{"key":"5244_CR13","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Verbree J, Konijnenburg M (2010) A structured and scalable test access architecture for TSV-based 3D stacked ICs, pp 1\u20136","DOI":"10.1109\/VTS.2010.5469556"},{"key":"5244_CR14","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1023\/B:JETT.0000009314.39022.78","volume":"20","author":"V Muresan","year":"2004","unstructured":"Muresan V, Wang X, Muresan V, Vladutiu M (2004) Greedy tree growing heuristics on block-test scheduling under power constraints. J Electron Test: Theory Appl 20:61\u201378","journal-title":"J Electron Test: Theory Appl"},{"key":"5244_CR15","doi-asserted-by":"crossref","unstructured":"Noia B, Goel SK, Chakrabarty K, Marinissen EJ, Verbree J (2010) Test-architecture optimization for TSV-based 3D Stacked ICs. In: Proceedings of the IEEE European Test Symposium (ETS), pp 24\u201329","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"5244_CR16","doi-asserted-by":"crossref","unstructured":"Taouil M, Hamdioui S, Beenakker K, Marinissen EJ (2010) Test cost analysis for 3D die-to-wafer stacking. In: Proceedings of the IEEE Asian Test Symposium (ATS), pp 435\u2013441","DOI":"10.1109\/ATS.2010.80"},{"key":"5244_CR17","doi-asserted-by":"crossref","unstructured":"Verbree J, Marinissen EJ, Roussel P, Velenis D (2010) On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking. In: Proceedings of the IEEE European Test Symposium (ETS), pp 36\u201341","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"5244_CR18","doi-asserted-by":"crossref","unstructured":"Wu X, Falkenstern P, Xie Y (2007) Scan chain design for three-dimensional Integrated Circuits (3D ICs). In: Proceedings of the International Conference on Computer Design (ICCD), pp 208\u2013214","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"5244_CR19","doi-asserted-by":"crossref","unstructured":"Zorian Y (1993) A distributed BIST control scheme for complex VLSI devices. In: Proceedings of the IEEE VLSI test symposium, pp 6\u201311","DOI":"10.1109\/VTEST.1993.313316"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s10836-011-5244-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T02:28:18Z","timestamp":1560565698000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5244-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,10]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["5244"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5244-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,10]]}}}