{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,25]],"date-time":"2024-07-25T21:16:15Z","timestamp":1721942175156},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2011,9,9]],"date-time":"2011-09-09T00:00:00Z","timestamp":1315526400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1007\/s10836-011-5251-6","type":"journal-article","created":{"date-parts":[[2011,9,8]],"date-time":"2011-09-08T04:29:14Z","timestamp":1315456154000},"page":"753-766","source":"Crossref","is-referenced-by-count":11,"title":["Symmetry Measure for Memory Test and Its Application in BIST Optimization"],"prefix":"10.1007","volume":"27","author":[{"given":"Gurgen","family":"Harutyunyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aram","family":"Hakhumyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samvel","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valery A.","family":"Vardanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yervant","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,9]]},"reference":[{"key":"5251_CR1","unstructured":"Aleksanyan K, Amirkhanyan K, Shoukourian S, Vardanian V, Zorian Y \u201cMemory Modeling Using an Intermediate Level Structural Description\u201d, US Patent, No. US 7,768,840 B1, Aug. 3, 2010"},{"issue":"9","key":"5251_CR2","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/MCOM.2003.1232242","volume":"41","author":"A Benso","year":"2003","unstructured":"Benso A, Di Carlo S, Di Natale G, Bodoni ML, Prinetto P (2003) Programmable built-in self-testing of embedded ram clusters in system-on-chip architectures. IEEE Commun Mag 41(9):90\u201397","journal-title":"IEEE Commun Mag"},{"key":"5251_CR3","doi-asserted-by":"crossref","unstructured":"Boutobza S, Nicolaidis M, Lamara KM, Costa A (2005) \u201cProgrammable memory BIST\u201d. In Proc. of IEEE International Test Conference 1155\u20131164","DOI":"10.1109\/TEST.2005.1584083"},{"key":"5251_CR4","unstructured":"De Jonge JH, Smeulders AJ (1976) \u201cMoving Inversions Test Pattern is Thorough, Yet Speedy\u201d. In Comp. Design 169\u2013173"},{"key":"5251_CR5","unstructured":"Du X, Mukherjee N, Cheng W-T, Reddy SM (2005) \u201cFull-speed field programmable memory BIST supporting multi-level looping\u201d. IEEE International Workshop Mem Tech Des Test 67\u201371"},{"key":"5251_CR6","doi-asserted-by":"crossref","unstructured":"Hamdioui S, Al-ars Z, van de Goor AJ (2002) \u201cTesting Static and Dynamic Faults in Random Access Memories\u201d. In Proc. of IEEE VLSI Test Symposium 395\u2013400","DOI":"10.1109\/VTS.2002.1011170"},{"key":"5251_CR7","doi-asserted-by":"crossref","unstructured":"Hamdioui S, van de Goor AJ, Rodgers M (2002) \u201cMarch SS: A Test for All Static Simple Faults\u201d. In Proc. of IEEE International Workshop on Memory Technology, Design, and Testing 95\u2013100","DOI":"10.1109\/MTDT.2002.1029769"},{"issue":"5","key":"5251_CR8","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1109\/TCAD.2004.826578","volume":"23","author":"S Hamdioui","year":"2004","unstructured":"Hamdioui S, van de Goor AJ, Rodgers M (2004) Linked faults in Random Access Memories: concept, fault models, test algorithms, and industrial results. IEEE Trans CAD 23(5):737\u2013756","journal-title":"IEEE Trans CAD"},{"key":"5251_CR9","doi-asserted-by":"crossref","unstructured":"Harutunyan G, Vardanian VA, Zorian Y (2005) \u201cMinimal March Tests for Unlinked Static Faults in Random Access Memories\u201d. In Proc. of IEEE VLSI Test Symposium 53\u201359","DOI":"10.1109\/VTS.2005.56"},{"key":"5251_CR10","unstructured":"Ivaniuk AA (2008) \u201cOptimal Memory Tests Coding for Programmable BIST Architecture\u201d. Journal of \u201cRadioelectronics & Informatics\u201d (4):32\u201337"},{"key":"5251_CR11","volume-title":"Testing semiconductor memories: theory and practice","author":"AJ Goor van de","year":"1991","unstructured":"van de Goor AJ (1991) Testing semiconductor memories: theory and practice. Wiley, Chichester"},{"key":"5251_CR12","doi-asserted-by":"crossref","unstructured":"van de Goor AJ (2004) \u201cAn Industrial Evaluation of DRAM Tests\u201d. IEEE Design & Test 430\u2013440","DOI":"10.1109\/MDT.2004.51"},{"key":"5251_CR13","unstructured":"Vardanian VA, Zorian Y (2002) \u201cA March-based Fault Location Algorithm for Static Random Access Memories\u201d. In Proc. of IEEE International Workshop on Memory Technology, Design, and Testing 62\u201367"},{"issue":"5","key":"5251_CR14","doi-asserted-by":"crossref","first-page":"730","DOI":"10.1109\/92.953506","volume":"9","author":"WL Wang","year":"2001","unstructured":"Wang WL, Lee KJ, Wang JF (2001) An on-chip march pattern generator for testing embedded memory cores. IEEE Trans VLSI Syst 9(5):730\u2013735","journal-title":"IEEE Trans VLSI Syst"},{"key":"5251_CR15","doi-asserted-by":"crossref","unstructured":"Yarmolik YN, Hellebrand S, Wunderlich H-J (1999) \u201cSymmetric transparent BIST for RAMs\u201d. In Proc. of IEEE Design, Automation and Test in Europe 702\u2013707","DOI":"10.1109\/DATE.1999.761206"},{"key":"5251_CR16","doi-asserted-by":"crossref","unstructured":"Youn D, Kim T, Park S (2001) \u201cA microcode-based memory BIST implementing modified march algorithm\u201d. In Proc. of IEEE Asian Test Symposium 391\u2013395","DOI":"10.1109\/ATS.2001.990315"},{"key":"5251_CR17","unstructured":"Zarrineh K, Upadhyaya SJ (1999) \u201cOn Programmable Memory Built-In Self Test Architectures.\u201d In Proc. of IEEE Conference on Design, Automation and Test in Europe 708\u2013713"},{"key":"5251_CR18","unstructured":"Zorian Y, Allan A, Edenfeld D, Joyner WH, Kahng AB, Rodgers M (2001) Technology Roadmap for Semiconductors. IEEE Computer 42\u201353"},{"issue":"3","key":"5251_CR19","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MDT.2003.1198687","volume":"20","author":"Y Zorian","year":"2003","unstructured":"Zorian Y, Shoukourian S (2003) Embedded-memory test and repair: infrastructure IP for SoC yield. IEEE Design & Test 20(3):58\u201366","journal-title":"IEEE Design & Test"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5251-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5251-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5251-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T03:31:11Z","timestamp":1560569471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5251-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,9]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2011,12]]}},"alternative-id":["5251"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5251-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,9]]}}}