{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T02:40:25Z","timestamp":1686451225033},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,11,12]],"date-time":"2011-11-12T00:00:00Z","timestamp":1321056000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s10836-011-5260-5","type":"journal-article","created":{"date-parts":[[2011,11,11]],"date-time":"2011-11-11T10:00:52Z","timestamp":1321005652000},"page":"137-150","source":"Crossref","is-referenced-by-count":6,"title":["CSL: Configurable Fault Tolerant Serial Links for Inter-die Communication in 3D Systems"],"prefix":"10.1007","volume":"28","author":[{"given":"Vladimir","family":"Pasca","sequence":"first","affiliation":[]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Benabdenbi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,11,12]]},"reference":[{"key":"5260_CR1","doi-asserted-by":"crossref","unstructured":"Bai X, Dey S, Rajski J (2000) Self-test methodology for at-speed test of crosstalk in chip interconnects. Proceedings of the 37th Design Automation Conference, 619\u2013624","DOI":"10.1145\/337292.337597"},{"issue":"5","key":"5260_CR2","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K Banerjee","year":"2001","unstructured":"Banerjee K, Souri SJ, Kapur P, Saraswat KC (2001) 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc IEEE 89(5):602\u2013633","journal-title":"Proc IEEE"},{"key":"5260_CR3","doi-asserted-by":"crossref","unstructured":"Bartzas A, Siozios K, Soudris D (2009) Three dimensional Networks on chip architectures. In: Gebali F, Elmiligi H, El-Kharashi MW (eds) Networks-on-chips: Theory and Practice. CRC Press","DOI":"10.1201\/9781420079791.ch1"},{"key":"5260_CR4","doi-asserted-by":"crossref","unstructured":"Cuviello M, Dey S, Bai X, Zhao Y (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects. Proceedings of International Conference on Computer-Aided Design, 297\u2013303","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"5260_CR5","doi-asserted-by":"crossref","unstructured":"Emma PG, Kursur E et al (2008) Is 3D chip technology the next growth engine for performance improvement? IBM Journal of Research and Development 52(6)","DOI":"10.1147\/JRD.2008.5388561"},{"issue":"1","key":"5260_CR6","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"S Feero","year":"2009","unstructured":"Feero S, Pande PP (2009) Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans Comput 58(1):32\u201345","journal-title":"IEEE Trans Comput"},{"key":"5260_CR7","doi-asserted-by":"crossref","unstructured":"Goplen B, Sapatnekar S (2005) Thermal via placement in 3D ICs. Proceedings of the International Symposium on Physical Design, 167\u2013174","DOI":"10.1145\/1055137.1055171"},{"key":"5260_CR8","unstructured":"Grange M, Weerasekera R, Pamunuwa D, Tenhunen H (2009) Examination of delay and signal integrity metrics in through silicon vias. Proceedings of 3D Integration Workshop, Design Automation and Test in Europe Conference, 89\u201392"},{"key":"5260_CR9","unstructured":"Hsieh C, Hwang TT, Chang MT, Tsai HS, Tseng CM, Li H-C (2010) TSV redundancy: Architecture and design issues in 3D IC. Proceedings of Design Automation and Test in Europe Conference, 166\u2013171"},{"key":"5260_CR10","doi-asserted-by":"crossref","unstructured":"Jiang L, Liu Y, Duan L, Xie Y, Xu Q (2010) Modeling TSV open defects in 3D-Stacked DRAM. Proceedings of the IEEE International Test Conference, paper 6.1","DOI":"10.1109\/TEST.2010.5699217"},{"issue":"1","key":"5260_CR11","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/JSSC.2009.2034408","volume":"45","author":"U Kang","year":"2010","unstructured":"Kang U, Chung H-J, Heo S et al (2010) 8 Gb 3-D DDR3 DRAM using through-silicon-via technology. IEEE J Solid State Circuits 45(1):111\u2013119","journal-title":"IEEE J Solid State Circuits"},{"key":"5260_CR12","doi-asserted-by":"crossref","unstructured":"Karmarkar AP, Xiaopeng Xu X, Moroz V (2009) Performanace and reliability analysis of 3D-integration structures employing Through Silicon Via (TSV). Proccedings of International Reliability Physics Symposium, 682\u2013687","DOI":"10.1109\/IRPS.2009.5173329"},{"key":"5260_CR13","doi-asserted-by":"crossref","unstructured":"Kim B, Sharbono C, Ritzdorf T, Schmauch D (2006) Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking. Proceeding of Electronic Components and Technology Conference, 6","DOI":"10.1149\/MA2006-02\/35\/1644"},{"key":"5260_CR14","doi-asserted-by":"crossref","unstructured":"Leduc P, de Crecy F, Fayolle M, Charlet B, Enot T, Zussy M et al (2007) Challenges for 3D IC integration: bonding quality and thermal management. Proceedings of the IEEE International Interconnect Technology Conference, 210\u2013212","DOI":"10.1109\/IITC.2007.382392"},{"key":"5260_CR15","unstructured":"Liu X, Chen O, Dixit P, Chatterjee R, Tummala RR, Sitaraman SK (2009) Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV). Proceeding of 59th Electronic Components and Technology Conference, 624\u2013629"},{"key":"5260_CR16","doi-asserted-by":"crossref","unstructured":"Loi I, Mitra S, Lee TH, Fujita S, Benini L (2008) A low-overhead fault tolerance scheme for TSV-based 3D network on chip links. Proceedings of the International Conference on Computer-Aided Design, 598\u2013602","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"5260_CR17","doi-asserted-by":"crossref","unstructured":"Marinissen EJ (2010) Testing TSV-based three-dimensional stacked ICs. Proceedings of the Conference on Design, Automation and Test in Europe, 1689\u20131694","DOI":"10.1109\/DATE.2010.5457087"},{"key":"5260_CR18","unstructured":"Pasca V, Anghel L, Benabdenbi M (2011) Configurable TSV Interconnect Built-In Self-Test and Diagnosis. Proceedings of the 12th Latin American Test Workshop, 1\u20136"},{"key":"5260_CR19","doi-asserted-by":"crossref","unstructured":"Pasricha S (2009) Exploring serial vertical interconnects for 3D ICs. Proceedings of the 46th Annual Design Automation Conference, 581\u2013586","DOI":"10.1145\/1629911.1630061"},{"issue":"10","key":"5260_CR20","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"VF Pavlidis","year":"2007","unstructured":"Pavlidis VF, Friedman EG (2007) 3-D topologies for networks-on-chip. IEEE Transactions on Very Large Scale Integrated Systems 15(10):1081\u20131090","journal-title":"IEEE Transactions on Very Large Scale Integrated Systems"},{"issue":"12","key":"5260_CR21","doi-asserted-by":"crossref","first-page":"1987","DOI":"10.1109\/TCAD.2010.2061610","volume":"29","author":"C Seiculescu","year":"2010","unstructured":"Seiculescu C, Murali S, Benini L, De Micheli G (2010) SunFloor 3D: a tool for networks on chip topology synthesis for 3D systems on chips. IEEE Trans Comput Aided Des Integrated Circ Syst 29(12):1987\u20132000","journal-title":"IEEE Trans Comput Aided Des Integrated Circ Syst"},{"key":"5260_CR22","doi-asserted-by":"crossref","unstructured":"Topol AW et al (2006) Three-dimensional integrated circuits. IBM Journal of Research and Development 50(4\/5)","DOI":"10.1147\/rd.504.0491"},{"key":"5260_CR23","doi-asserted-by":"crossref","unstructured":"Velenis D, Stucchi M, Marinissen EJ, Swinnen B, Beyne E (2009) Impact of 3D design choices on manufacturing cost. Proceedings of the IEEE International Conference on 3D System Integration, 1\u20135","DOI":"10.1109\/3DIC.2009.5306575"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5260-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5260-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5260-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,11]],"date-time":"2023-06-11T02:18:46Z","timestamp":1686449926000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5260-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11,12]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["5260"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5260-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11,12]]}}}