{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:03:18Z","timestamp":1762430598892,"version":"3.38.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,11,3]],"date-time":"2011-11-03T00:00:00Z","timestamp":1320278400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s10836-011-5261-4","type":"journal-article","created":{"date-parts":[[2011,11,2]],"date-time":"2011-11-02T15:50:26Z","timestamp":1320249026000},"page":"27-38","source":"Crossref","is-referenced-by-count":57,"title":["Comparing Through-Silicon-Via (TSV) Void\/Pinhole Defect Self-Test Methods"],"prefix":"10.1007","volume":"28","author":[{"given":"Yi","family":"Lou","sequence":"first","affiliation":[]},{"given":"Zhuo","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Paul D.","family":"Franzon","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,11,3]]},"reference":[{"key":"5261_CR1","doi-asserted-by":"crossref","unstructured":"Chen DY, Chiou WC, Chen MF et al (2009) Enabling 3D-IC foundry technologies for 28\u00a0nm node and beyond: through-silicon-via integration with high throughput die-to-wafer stacking, IEDM 2009","DOI":"10.1109\/IEDM.2009.5424350"},{"key":"5261_CR2","doi-asserted-by":"crossref","unstructured":"Chen P-Y, Wu C-W, Kwai D-M (2009) On-chip TSV testing for 3D IC before bonding using sense amplification, Asian Test Symposium 2009, Page 450","DOI":"10.1109\/ATS.2009.42"},{"issue":"3","key":"5261_CR3","doi-asserted-by":"crossref","first-page":"803","DOI":"10.1109\/19.387337","volume":"44","author":"P Holmberg","year":"1995","unstructured":"Holmberg P (1995) Automatic balancing of linear AC bridge circuits for capacitive sensor elements. IEEE Transactions on Instrumentation and Measurement 44(3):803","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"5261_CR4","unstructured":"Hu C (2001) BSIM model for circuit design using advanced technologies, Symposium on VLSl Circuits 2001"},{"key":"5261_CR5","doi-asserted-by":"crossref","unstructured":"Huang Z, Chatterjee R, Justison P et al (2008) Electromigration of Cu-Sn-Cu micropads in 3D interconnect, Electronic Components and Technology Conference 2008, Page 12","DOI":"10.1109\/ECTC.2008.4549943"},{"key":"5261_CR6","unstructured":"Kang U, Chung H-J, Heo S et al (2009) 8Gb 3D DDR3 DRAM using through-silicon-via technology, ISSCC 2009, Session 7 (2)"},{"key":"5261_CR7","doi-asserted-by":"crossref","unstructured":"Kim T-Y, Kim T (2010) Clock tree synthesis with pre-bond testability for 3D stacked IC designs, DAC 2010, Page 723","DOI":"10.1145\/1837274.1837456"},{"key":"5261_CR8","doi-asserted-by":"crossref","unstructured":"Kim B, Sharbono C, Ritzdorf T, Schmauch D (2006) Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking, Electronic Components and Technology Conference 2006, Page 838","DOI":"10.1149\/MA2006-02\/35\/1644"},{"key":"5261_CR9","doi-asserted-by":"crossref","unstructured":"Lau JH. TSV manufacturing yield and hidden costs for 3D IC integration, 2010 Electronic Components and Technology Conference, Page 1031","DOI":"10.1109\/ECTC.2010.5490828"},{"key":"5261_CR10","doi-asserted-by":"crossref","unstructured":"Loi I, Mitra S, Lee TH, Fujita S, Benini L (2008) A low-overhead fault tolerance scheme for TSV-based 3D network on chip links, ICCAD 2008, Page 598","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"5261_CR11","doi-asserted-by":"crossref","unstructured":"Nomura K, Abe K, Fujita S, Kurosawa Y, Kageshima A (2010) Performance analysis of 3D-IC for multi-core processors in sub-65\u00a0nm CMOS technologies, ISCAS 2010 Page 2876\u20132879","DOI":"10.1109\/ISCAS.2010.5536963"},{"key":"5261_CR12","doi-asserted-by":"crossref","unstructured":"Putter BM (2008) On-chip RC measurement and calibration circuit using Wheatstone bridge, ISCAS 2008, Page 1496","DOI":"10.1109\/ISCAS.2008.4541713"},{"key":"5261_CR13","doi-asserted-by":"crossref","unstructured":"Seo S-W, Park J-H, Seo M-S, Kim G-S (2009) The electrical, mechanical properties of through-silicon-via insulation layer for 3D ICs, ICEPT-HDP 2009, Page 64","DOI":"10.1109\/ICEPT.2009.5270794"},{"key":"5261_CR14","doi-asserted-by":"crossref","unstructured":"Tsai M, Klooz A, Leonard A, Appel J, Franzon P (2009) Through silicon via(TSV) defect\/pinhole self test circuit for 3D-IC, 3DIC 2009","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"5261_CR15","doi-asserted-by":"crossref","unstructured":"Van der Plas G, Limaye P, Mercha A et al (2010) Design issues and considerations for low-cost 3D TSV IC technology, ISSCC 2010 Session 7(8)","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"5261_CR16","doi-asserted-by":"crossref","unstructured":"Velenis D, Stucchi M, Marinissen EJ, Swinnen B, Beyne E (2009) Impact of 3D design choices on manufacturing cost, 3DIC 2009","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"5261_CR17","doi-asserted-by":"crossref","unstructured":"Woo DH, Seong NH, Lewis DL, Lee H\u00adHS (2010) An optimized 3D\u00adstacked memory architecture by exploiting excessive, high\u00addensity TSV bandwidth, HPCA 2010","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"5261_CR18","doi-asserted-by":"crossref","unstructured":"Yang Y, Katti G, Labie R et al (2010) Electrical evaluation of 130-nm MOSFETs with TSV proximity in 3D-SIC structure, International Interconnect Technology Conference (IITC)","DOI":"10.1109\/IITC.2010.5510710"},{"key":"5261_CR19","doi-asserted-by":"crossref","unstructured":"Yasufuku T, Ishida K, Miyamoto S et al (2009) Effect of resistance of TSV\u2019s on performance of boost converter for low power 3D SSD with NAND flash memories, 3DIC 2009","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"5261_CR20","doi-asserted-by":"crossref","unstructured":"Zhao W, Cao Y (2006) New generation of predictive technology model for sub-45\u00a0nm early design exploration. IEEE Transactions On Electron Devices 53(11)","DOI":"10.1109\/TED.2006.884077"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5261-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5261-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5261-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T18:08:24Z","timestamp":1741889304000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5261-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11,3]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["5261"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5261-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2011,11,3]]}}}