{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:03:53Z","timestamp":1648685033802},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,12,17]],"date-time":"2011-12-17T00:00:00Z","timestamp":1324080000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s10836-011-5268-x","type":"journal-article","created":{"date-parts":[[2011,12,15]],"date-time":"2011-12-15T23:26:40Z","timestamp":1323991600000},"page":"201-214","source":"Crossref","is-referenced-by-count":3,"title":["A Layout-Aware Pattern Grading Procedure for Critical Paths Considering Power Supply Noise and Crosstalk"],"prefix":"10.1007","volume":"28","author":[{"given":"Junxia","family":"Ma","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,12,17]]},"reference":[{"key":"5268_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed N, Tehranipoor M, Jayaram V (2007) Supply voltage noise aware ATPG for transition delay faults. In: Proc. VLSI test symposium (VTS\u201907), pp 179\u2013186","DOI":"10.1109\/VTS.2007.77"},{"key":"5268_CR2","doi-asserted-by":"crossref","unstructured":"Belete D, Razdan A, Schwarz W, Raina R, Hawkins C, Morehead J (2002) Use of DFT techniques in speed grading a 1GHz+ microprocessor. In: Proc. of int. test conf. (ITC\u201902), pp 1111\u20131119","DOI":"10.1109\/TEST.2002.1041868"},{"key":"5268_CR3","doi-asserted-by":"crossref","unstructured":"Chen W, Gupta S, Breuer M (1999) Test generation for crosstalk-induced delay in integrated circuits. In: Proc. int. test conf. (ITC\u201999), pp 191\u2013200","DOI":"10.1109\/TEST.1999.805630"},{"key":"5268_CR4","unstructured":"Chen W, Gupta S, Breuer M (2000) Test generation for crosstalk-induced faults: framework and computational results. In: Proc. Asian test conf. (ATS\u201900), pp 305\u2013310"},{"issue":"10","key":"5268_CR5","doi-asserted-by":"crossref","first-page":"1117","DOI":"10.1109\/TCAD.2002.802276","volume":"21","author":"W Chen","year":"2002","unstructured":"Chen W, Gupta SK, Breuer MA (2002) Analytical models for crosstalk excitation and propagation in VLSI circuits. In: IEEE Trans CAD 21(10):1117\u20131131","journal-title":"IEEE Trans CAD"},{"key":"5268_CR6","doi-asserted-by":"crossref","unstructured":"Cuviello M, Dey S, Bai X, Zhao Y (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects. In: Proc. int. conf. computer-aided design (ICCD\u201999), pp 297\u2013303","DOI":"10.1109\/ICCAD.1999.810665"},{"issue":"3","key":"5268_CR7","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/43.913759","volume":"20","author":"A Krstic","year":"2001","unstructured":"Krstic A, Jiang YM, Cheng KT (2001) pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. IEEE Trans CAD 20(3):416\u2013425","journal-title":"IEEE Trans CAD"},{"key":"5268_CR8","doi-asserted-by":"crossref","unstructured":"Krstic A, Liou J, Jiang Y, Cheng KT (2001) Delay testing considering crosstalk induced effects. In: Proc. int. test conf. (ITC\u201901), pp 558\u2013567","DOI":"10.1109\/TEST.2001.966674"},{"key":"5268_CR9","doi-asserted-by":"crossref","unstructured":"Lee J, Tehranipoor M (2008) A novel pattern generation framework for inducing maximum crosstalk effects on delay-sentive paths. In: Proc. int. test conf. (ITC\u201908)","DOI":"10.1109\/TEST.2008.4700641"},{"key":"5268_CR10","doi-asserted-by":"crossref","unstructured":"Lee J, Narayan S, Tehranipoor M (2008) Layout-aware, IR-drop tolerant transition fault pattern generation. In: Proc. design, automation, and test in Europe (DATE\u201908), pp 1172\u20131177","DOI":"10.1145\/1403375.1403661"},{"key":"5268_CR11","doi-asserted-by":"crossref","unstructured":"Liu X, Hsiao MS (2004) On identifying functionally untestable transition faults. In: IEEE intl. high-level design validation and test workshop, pp 121\u2013126","DOI":"10.1109\/HLDVT.2004.1431252"},{"key":"5268_CR12","doi-asserted-by":"crossref","unstructured":"Ma J, Lee J, Tehranipoor M (2009) Layout-aware pattern generation for maximizing supply noise effects on critical paths. In: Proc. IEEE VLSI test symposium (VTS\u201909), pp 221\u2013226","DOI":"10.1109\/VTS.2009.45"},{"key":"5268_CR13","doi-asserted-by":"crossref","unstructured":"Ma J, Ahmed N, Tehranipoor M (2011) Low-cost diagnostic pattern generation and evaluation procedures for noise-related failures. In: IEEE VLSI test symposium (VTS), pp 309\u2013314","DOI":"10.1109\/VTS.2011.5783739"},{"key":"5268_CR14","doi-asserted-by":"crossref","unstructured":"Peng K, Thibodeau J, Yilmaz M, Chakrabarty K, Tehranipoor M (2010) A novel hybrid method for SDD pattern grading and selection. In: Proc. IEEE VLSI test symposium (VTS\u201910), pp 45\u201350","DOI":"10.1109\/VTS.2010.5469619"},{"issue":"3","key":"5268_CR15","doi-asserted-by":"crossref","first-page":"3229","DOI":"10.1109\/TADVP.2002.806802","volume":"25","author":"A Sinha","year":"2002","unstructured":"Sinha A, Gupta SK, Breuer MA (2002) Validation and test issues related to noise induced by parasitic inductances of VLSI interconnects. IEEE Trans Adv Packaging 25()3:329\u2013339","journal-title":"IEEE Trans Adv Packagin"},{"key":"5268_CR16","unstructured":"Sinha A, Gupta S, Breuer M (2003) An enchanced test generator for capacitance induced crosstalk delay faults. In: Proc. Asian test conf. (ATS\u201903), pp 174\u2013177"},{"key":"5268_CR17","unstructured":"Synopsys Inc. (2005) User manuals for synopsys toolset version 2005.09. Synopsys Inc."},{"key":"5268_CR18","unstructured":"Tehranipour M, Ahmed N, Nourani M (2003) Multiple transition model and enhanced boundaryscan architecture to test interconnects for signal integrity. In: Proc. int. conf. computer design (ICCD\u201903)"},{"key":"5268_CR19","doi-asserted-by":"crossref","unstructured":"Tehranipour M, Ahmed N, Nourani M (2003) Testing SoC interconnects for signal integrity using boundary scan. In: proc. IEEE VLSI test symposium (VTS\u201903), Napa, CA, pp 158\u2013163","DOI":"10.1109\/VTEST.2003.1197647"},{"issue":"10","key":"5268_CR20","doi-asserted-by":"crossref","first-page":"2170","DOI":"10.1109\/TCAD.2005.862751","volume":"25","author":"C Visweswariah","year":"2006","unstructured":"Visweswariah C et al (2006) First-order incremental block-based statistical timing analysis. IEEE Trans CAD 25(10):2170\u20132180","journal-title":"IEEE Trans CAD"},{"issue":"11","key":"5268_CR21","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/TCAD.2004.835137","volume":"23","author":"L-C Wang","year":"2004","unstructured":"Wang L-C, Liou J-J, Cheng K-T (2004) Critical path selection for delay fault testing based upon a statistical timing model. IEEE Trans CAD 23(11):1550\u20131565","journal-title":"IEEE Trans CAD"},{"key":"5268_CR22","doi-asserted-by":"crossref","unstructured":"Yilmaz M, Chakrabarty K, Tehranipoor M (2008) Test-pattern grading and pattern selection for small-delay defects. In: Proc. IEEE VLSI test symposium (VTS\u201908), pp 233\u2013239","DOI":"10.1109\/VTS.2008.32"},{"key":"5268_CR23","unstructured":"Zeng J, Abadir MS, Vandling G, Wang L-C, Karako S, Abraham JA (2004) On correlating structural tests with functional tests for speed binning of high performance design. In: Proc. of int. test conf. (ITC\u201904), pp 31\u201337"},{"key":"5268_CR24","doi-asserted-by":"crossref","unstructured":"Zhang Z, Reddy SM, Pomeranz I (2005) On generating pseudo-functional delay fault tests for scan designs. In: IEEE intl. symposium on defect and fault tolerance in VLSI systems, pp 398\u2013405","DOI":"10.1109\/DFTVS.2005.49"},{"key":"5268_CR25","unstructured":"Zhao S, Roy K (2000) Estimation of switching noise on power supply lines in deep sub-micro CMOS circuits. In: Proc. thirteenth int. conf. on VLSI design, pp 168\u2013173"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5268-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5268-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5268-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,20]],"date-time":"2021-12-20T19:38:13Z","timestamp":1640029093000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5268-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,17]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["5268"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5268-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12,17]]}}}