{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T17:48:49Z","timestamp":1649180929078},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s10836-012-5277-4","type":"journal-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T00:57:03Z","timestamp":1327971423000},"page":"215-228","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and Fault Modeling of Actual Resistive Defects in ATMEL eFlash Memories"],"prefix":"10.1007","volume":"28","author":[{"given":"P.-D.","family":"Mauroux","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Godard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Festes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Vachez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,2,1]]},"reference":[{"issue":"5","key":"5277_CR1","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/5.220908","volume":"81","author":"S Aritome","year":"1993","unstructured":"Aritome S, Shirota R, Hemink G, Endoh T, Masuoka F (1993) Reliability issues of flash memory cells. Proc IEEE 81(5):776\u2013788","journal-title":"Proc IEEE"},{"issue":"3","key":"5277_CR2","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1109\/JSSC.1976.1050739","volume":"11","author":"JF Dickson","year":"1976","unstructured":"Dickson JF (June 1976) On-Chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique. IEEE J Solid State Circ 11(3):374\u2013378","journal-title":"IEEE J Solid State Circ"},{"key":"5277_CR3","doi-asserted-by":"crossref","unstructured":"Ginez O, Daga J-M, Combe M, Girard P, Landrault C, Pravossoudovitch S, Virazel A (2006) An overview of failure mechanisms in embedded flash memories. Proc. of IEEE VLSI Test Symposium, pp 108\u2013113","DOI":"10.1109\/VTS.2006.19"},{"key":"5277_CR4","doi-asserted-by":"crossref","unstructured":"Ginez O, Daga J-M, Girard P, Landrault C, Pravossoudovitch S, Virazel A (2007) Retention and reliability problems in embedded flash memories: analysis and test of defective 2T-FLOTOX tunnel window. Proc of the IEEE VLSI Test Symposium, pp 47\u201352","DOI":"10.1109\/VTS.2007.52"},{"issue":"2\u20133","key":"5277_CR5","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1007\/s10836-008-5096-9","volume":"25","author":"O Ginez","year":"2009","unstructured":"Ginez O, Daga J-M, Girard P, Landrault C, Pravossoudovitch S, Virazel A (Jun 2009) A SPICE-Like 2T-FLOTOX core-cell model for defect injection and faulty behavior prediction in eFlash. J Electron Test-Theor Appl 25(2\u20133):127\u2013144","journal-title":"J Electron Test-Theor Appl"},{"key":"5277_CR6","unstructured":"IEEE Standard Definitions and Characterization of Floating-gate Semiconductor Arrays. IEEE 1005\u20131998, Revision of the IEEE std. 1005\u20131991"},{"key":"5277_CR7","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1007\/978-3-211-72861-1_70","volume":"12","author":"L Larcher","year":"2007","unstructured":"Larcher L, Padovani A, Pavan P, Rimmaudo I, Calderoni A, Molteni G, Gattel F, Fantini P (2007) Modeling NAND flash memories for circuit simulations. Simul Semicon Process Dev 12:293\u2013296","journal-title":"Simul Semicon Process Dev"},{"key":"5277_CR8","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1063\/1.1657043","volume":"40","author":"M Lenzlinger","year":"1969","unstructured":"Lenzlinger M, Snow EH (January 1969) Fowler-Nordheim tunneling into thermally grown SiO2. J Appl Phys 40:278\u2013283","journal-title":"J Appl Phys"},{"key":"5277_CR9","unstructured":"Mauroux P-D, Virazel A, Bosio A, Dilillo L, Girard P, Pravossoudovitch S, Godard B (2009) NAND flash testing: a preliminary study on actual defects. Proc. of IEEE International Test Conference, poster 13"},{"key":"5277_CR10","unstructured":"Mauroux P-D, Virazel A, Bosio A, Dilillo L, Girard P, Pravossoudovitch S, Godard B, Festes G, Vachez L (2010) A two-layer SPICE model of the ATMEL TSTACTM eFlash memory technology for defect injection and faulty behavior prediction. Proc. of IEEE European Test Symposium, pp 81\u201386"},{"key":"5277_CR11","doi-asserted-by":"crossref","unstructured":"Mohammad M, Saluja K (2001) Flash memory disturbances: modeling and test. Proc. of the IEEE VLSI Test Symposium, pp 218\u2013224","DOI":"10.1109\/VTS.2001.923442"},{"issue":"11","key":"5277_CR12","doi-asserted-by":"crossref","first-page":"2286","DOI":"10.1109\/TED.2003.816546","volume":"50","author":"M Mohammad","year":"2003","unstructured":"Mohammad M, Saluja K (November 2003) Simulating disturb faults in flash memories using SPICE compatible electrical model. IEEE Trans Electron Dev 50(11):2286\u20132291","journal-title":"IEEE Trans Electron Dev"},{"issue":"8","key":"5277_CR13","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/5.622505","volume":"85","author":"P Pavan","year":"1997","unstructured":"Pavan P, Bez R, Olivo P, Zanoni E (August 1997) Flash memory cells\u2014an overview. Proc IEEE 85(8):1248\u20131271","journal-title":"Proc IEEE"},{"key":"5277_CR14","unstructured":"Semiconductor Industry Association (SIA) (2009) International technology roadmap for semiconductors (ITRS)"},{"key":"5277_CR15","volume-title":"Semiconductor memories: technology, testing and reliability","author":"A-K Sharma","year":"1997","unstructured":"Sharma A-K (1997) Semiconductor memories: technology, testing and reliability. IEEE Press, Piscataway"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5277-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5277-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5277-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T22:14:22Z","timestamp":1561241662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5277-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,1]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["5277"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5277-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2,1]]}}}