{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T04:22:46Z","timestamp":1742962966561,"version":"3.40.3"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,4,18]],"date-time":"2012-04-18T00:00:00Z","timestamp":1334707200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10836-012-5291-6","type":"journal-article","created":{"date-parts":[[2012,4,17]],"date-time":"2012-04-17T03:26:26Z","timestamp":1334633186000},"page":"317-329","source":"Crossref","is-referenced-by-count":2,"title":["Impact of Resistive-Bridging Defects in SRAM at Different Technology Nodes"],"prefix":"10.1007","volume":"28","author":[{"given":"Renan","family":"Alves Fonseca","sequence":"first","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Nabil","family":"Badereddine","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,4,18]]},"reference":[{"unstructured":"Adams RD, Cooley ES (1996) Analysis of a deceptive destructive read memory fault model and recommended testing. Proc IEEE North Atlantic Test Workshop","key":"5291_CR1"},{"doi-asserted-by":"crossref","unstructured":"Agarwal K, Nassif S (2006) Statistical analysis of SRAM cell stability. Proc of 43rd Design Automation Conference, pp 57\u201362","key":"5291_CR2","DOI":"10.1145\/1146909.1146928"},{"unstructured":"Alves Fonseca R, Dilillo L, Bosio A, Girard P, Pravossoudovitch S, Virazel A, Badereddine N (2010) Detecting NBTI induced failures in SRAM Core-cells. IEEE VLSI Test Symposium, Santa Cruz, USA, Avril, pp 75\u201380","key":"5291_CR3"},{"doi-asserted-by":"crossref","unstructured":"Bosio A, Dilillo L, Girard P, Pravossoudovitch S, Virazel A (2009) Advanced test methods for SRAMs\u2014effective solutions for dynamic fault detection in nanoscaled technologies, Springer Ed","key":"5291_CR4","DOI":"10.1007\/978-1-4419-0938-1"},{"doi-asserted-by":"crossref","unstructured":"Cheng B, Roy S, Roy G, Brown A, Asenov A (2006) Impact of random dopant fluctuation on bulk CMOS 6\u00adT SRAM scaling. European Solid\u00adState Device Research Conference, pp 258\u00ad261, 19\u201321 Sept","key":"5291_CR5","DOI":"10.1109\/ESSDER.2006.307687"},{"doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Bastian M (2005) Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13\u00a0\u03bcm and 90\u00a0nm technologies. Proc. of 42nd Design Automation Conference, pp 857\u2013862","key":"5291_CR6","DOI":"10.1109\/DAC.2005.193935"},{"doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Bastian M (2005) Resistive-open defect influence in SRAM pre-charge circuits: analysis and characterization. Proc IEEE Eur Test Symp, pp 116\u2013121","key":"5291_CR7","DOI":"10.1109\/ETS.2005.33"},{"doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Borri S (2003) Comparison of open and resistive-open defect test conditions in SRAM address decoders. Proc. of IEEE Asian Test Symposium, pp 250\u2013255","key":"5291_CR8","DOI":"10.1109\/ATS.2003.1250818"},{"doi-asserted-by":"crossref","unstructured":"Hamdioui S, Al-Ars Z, van de Goor AJ (2002) Testing static and dynamic faults in random access memories. Proc IEEE VLSI Test Symp, pp 395\u2013400","key":"5291_CR9","DOI":"10.1109\/VTS.2002.1011170"},{"doi-asserted-by":"crossref","unstructured":"Hamdioui S, Van De Goor AJ (2000) An experimental analysis of spot defects in SRAMs: realistic fault models and tests. Proc IEEE Asian Test Symp, pp 131\u2013138","key":"5291_CR10","DOI":"10.1109\/ATS.2000.893615"},{"unstructured":"Huang R, Chou Y, Wu C (2003) Defect oriented fault analysis for SRAM. Proc IEEE Asian Test Symposium, pp 256\u2013261","key":"5291_CR11"},{"doi-asserted-by":"crossref","unstructured":"Majhi AK, Azimane M, Gronthoud G, Lousberg M, Eichenberger S, Bowen F (2005) Memory testing under different stress conditions: an industrial evaluation. Proc Des Autom Test Eur, pp 438\u2013443","key":"5291_CR12","DOI":"10.1109\/DATE.2005.206"},{"doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Mahmoodi-Meimand H, Roy K (2004) Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement. Symposium on VLSI Circuits, 2004. Digest of Technical Papers, pp 64\u201367, 17\u201319 June","key":"5291_CR13","DOI":"10.1109\/VLSIC.2004.1346504"},{"doi-asserted-by":"crossref","unstructured":"Ney A, Girard P, Landrault C, Pravossoudovitch S, Virazel A, Bastian M (2007) Slow write driver faults in 65 nm SRAM technology: analysis and march test solution. Proc Des Autom Test Eur Conf","key":"5291_CR14","DOI":"10.1109\/DATE.2007.364647"},{"issue":"10","key":"5291_CR15","doi-asserted-by":"crossref","first-page":"1556","DOI":"10.1109\/TVLSI.2008.2005194","volume":"17","author":"A Ney","year":"2009","unstructured":"Ney A, Girard P, Pravossoudovitch S, Virazel A, Bastian M (2009) Analysis of resistive-open defects in SRAM sense amplifiers. IEEE Trans VLSI Syst 17(10):1556\u20131559","journal-title":"IEEE Trans VLSI Syst"},{"issue":"5","key":"5291_CR16","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","volume":"19","author":"R Rodriquez","year":"2002","unstructured":"Rodriquez R et al (2002) Resistance characterization of interconnect weak and strong open defects. IEEE Design & Test of Computers 19(5):18\u201326","journal-title":"IEEE Design & Test of Computers"},{"doi-asserted-by":"crossref","unstructured":"Sachdev M (1997) Open defects in CMOS RAM address decoders. IEEE Des Test Comput 14(2):26\u221233","key":"5291_CR17","DOI":"10.1109\/54.587738"},{"issue":"5","key":"5291_CR18","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck E, List F, Lohstroh J (1987) Static-noise margin analysis of MOS SRAM Cells. J Solid State Circ 22(5):748\u2013754","journal-title":"J Solid State Circ"},{"unstructured":"Semiconductor Industry Association (SIA) (2009) International Technology Roadmap for Semiconductors (ITRS), http:\/\/itrs.net","key":"5291_CR19"},{"issue":"4","key":"5291_CR20","first-page":"369","volume":"5","author":"X Tang","year":"1997","unstructured":"Tang X, De VK, Meindl JD (1997) Intrinsic MOSFET parameter fluctuations due to random dopant placement. IEEE TransVLSI Syst 5(4):369\u2013376","journal-title":"IEEE TransVLSI Syst"},{"key":"5291_CR21","volume-title":"Testing semiconductor memories, theory and practice","author":"AJ Goor van de","year":"1998","unstructured":"van de Goor AJ (1998) Testing semiconductor memories, theory and practice. COMTEX Publishing, Gouda"},{"doi-asserted-by":"crossref","unstructured":"van de Goor AJ, Al-Ars Z (2000) Functional memory faults: a formal notation and a taxonomy. Proc IEEE VLSI Test Symp, pp 281\u2013289","key":"5291_CR22","DOI":"10.1109\/VTEST.2000.843856"},{"doi-asserted-by":"crossref","unstructured":"van de Goor AJ, Simonse JE (1999) Defining appropriate SRAM resistive defects and their simulation stimuli. In Proc of Asian Test Symposium, Nov, pp 33\u201340","key":"5291_CR23","DOI":"10.1109\/ATS.1999.810726"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5291-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5291-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5291-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T22:47:39Z","timestamp":1742942859000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5291-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,18]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["5291"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5291-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2012,4,18]]}}}