{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T11:28:33Z","timestamp":1648812513571},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,4,13]],"date-time":"2012-04-13T00:00:00Z","timestamp":1334275200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10836-012-5292-5","type":"journal-article","created":{"date-parts":[[2012,4,12]],"date-time":"2012-04-12T03:28:31Z","timestamp":1334201311000},"page":"375-388","source":"Crossref","is-referenced-by-count":0,"title":["Robust Coupling Delay Test Sets"],"prefix":"10.1007","volume":"28","author":[{"given":"Joonhwan","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,4,13]]},"reference":[{"issue":"9","key":"5292_CR1","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/TC.1973.5009174","volume":"C-22","author":"SB Akers","year":"1973","unstructured":"Akers SB (1973) Universal test sets for logic networks. IEEE Trans Comput C-22(9):835\u2013839","journal-title":"IEEE Trans Comput"},{"issue":"12","key":"5292_CR2","doi-asserted-by":"crossref","first-page":"1578","DOI":"10.1016\/j.microrel.2009.06.050","volume":"49","author":"E Bareisa","year":"2009","unstructured":"Bareisa E, Jusas V, Motiejunas K, Seinauskas R (2009) Functional delay test generation based on software prototype. Microelectronics Reliability 49(12):1578\u20131585","journal-title":"Microelectronics Reliability"},{"key":"5292_CR3","unstructured":"Fukunaga M et al (2003) On effective criterion of path selection for delay testing. In: Proc Asia and South Pacific Design Automation Conf (ASP-DAC), Kitakyushu, Japan, pp 757\u2013762"},{"key":"5292_CR4","first-page":"85","volume-title":"Logic synthesis and verification algorithms","author":"GD Hachtel","year":"1996","unstructured":"Hachtel GD, Somenzi F (1996) Logic synthesis and verification algorithms. Kluwer Academic Publishers, Boston, pp 85\u201387"},{"issue":"2","key":"5292_CR5","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/43.908472","volume":"20","author":"H Kim","year":"2001","unstructured":"Kim H, Hayes JP (2001) Realization-independent ATPG for designs with unimplemented blocks. IEEE Trans Comput-Aided Des Integr Circuits Syst 20(2):290\u2013306","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5292_CR6","doi-asserted-by":"crossref","unstructured":"Kruseman B, Majhi A, Gronthoud G (2007) On performance testing with path delay patterns. In: Proc of VLSI test symp, pp 29\u201334","DOI":"10.1109\/VTS.2007.45"},{"issue":"6","key":"5292_CR7","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1109\/TCAD.2003.811442","volume":"22","author":"JJ Liou","year":"2003","unstructured":"Liou JJ et al (2003) Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(6):756\u2013769","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5292_CR8","unstructured":"Pomeranz I, Reddy SM (1994) On testing delay faults in macro-based combinational circuits. In: Proc international conf on CAD, pp 332\u2013339"},{"key":"5292_CR9","doi-asserted-by":"crossref","unstructured":"Pomeranz I, Reddy SM (1995) Functional test generation for delay faults in combinational circuits. In: Proc international conf on CAD, pp 687\u2013694","DOI":"10.1109\/ICCAD.1995.480204"},{"issue":"11","key":"5292_CR10","doi-asserted-by":"crossref","first-page":"1016","DOI":"10.1109\/T-C.1973.223638","volume":"C-22","author":"SM Reddy","year":"1973","unstructured":"Reddy SM (1973) Complete test sets for logic functions. IEEE Trans Comput C-22(11):1016\u20131020","journal-title":"IEEE Trans Comput"},{"key":"5292_CR11","unstructured":"Smith GL (1985) Model for delay faults based upon paths. In: Proc international test conf, pp 342\u2013349"},{"key":"5292_CR12","unstructured":"Somenzi F (2012) Colorado University decision diagram package. Available online at http:\/\/vlsi.colorado.edu\/~fabio\/CUDD\/cuddIntro.html"},{"issue":"2","key":"5292_CR13","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/92.766742","volume":"7","author":"U Sparmann","year":"1999","unstructured":"Sparmann U, Muller H, Reddy SM (1999) Universal delay test sets for path delay faults. IEEE Trans VLSI Systems 7(2):156\u2013166","journal-title":"IEEE Trans VLSI Systems"},{"key":"5292_CR14","unstructured":"Synopsys Inc (2012) Design compiler user\u2019s guide. Available online at http:\/\/www.synopsys.com"},{"key":"5292_CR15","unstructured":"University of California Berkeley (2012) Espresso examples. Available online at http:\/\/embedded.eecs.berkeley.edu\/pubs\/downloads\/espresso"},{"key":"5292_CR16","unstructured":"Yi J (2002) High-level function and delay testing for digital circuits. PhD thesis, University of Michigan, Ann Arbor, Michigan, USA"},{"issue":"6","key":"5292_CR17","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1007\/s10836-005-3476-y","volume":"21","author":"J Yi","year":"2005","unstructured":"Yi J, Hayes JP (2005) The coupling model for function and delay faults. Journal of Electronic Testing: Theory and Applications (JETTA) 21(6):631\u2013649","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"issue":"3","key":"5292_CR18","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1109\/TCAD.2005.853697","volume":"25","author":"J Yi","year":"2006","unstructured":"Yi J, Hayes JP (2006) High-level delay test generation for modular circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 25(3):576\u2013590","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5292-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5292-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5292-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,27]],"date-time":"2019-06-27T04:54:59Z","timestamp":1561611299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5292-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,13]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["5292"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5292-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,13]]}}}