{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,19]],"date-time":"2023-08-19T02:55:13Z","timestamp":1692413713316},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s10836-012-5295-2","type":"journal-article","created":{"date-parts":[[2012,3,31]],"date-time":"2012-03-31T03:58:11Z","timestamp":1333166291000},"page":"349-363","source":"Crossref","is-referenced-by-count":2,"title":["NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems"],"prefix":"10.1007","volume":"28","author":[{"given":"Cesare","family":"Ferri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitra","family":"Papagiannopoulou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,4,1]]},"reference":[{"issue":"8","key":"5295_CR1","doi-asserted-by":"crossref","first-page":"1114","DOI":"10.1016\/j.microrel.2008.07.039","volume":"48","author":"M Alam","year":"2008","unstructured":"Alam M (2008) Reliability- and process-variation aware design of integrated circuits. Microelectronics Reliability 48(8):1114\u20131122","journal-title":"Microelectronics Reliability"},{"issue":"6","key":"5295_CR2","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1016\/j.microrel.2006.10.012","volume":"47","author":"M Alam","year":"2007","unstructured":"Alam M, Kufluoglu H, Varghese D, Mahapatra S (2007) A comprehensive model for pmos nbti degradation: recent progress. Microelectronics Reliability 47(6):853\u2013862","journal-title":"Microelectronics Reliability"},{"key":"5295_CR3","unstructured":"ARM (2011) Cortex-A9 MPCore technical reference manual. http:\/\/infocenter.arm.com\/ . Accessed Mar 2012"},{"key":"5295_CR4","unstructured":"Boning D, Nassif S (1999) Design of high performance microprocessor circuits, In: Models of process variations in device and interconnect, chap\u00a06. IEEE Press"},{"issue":"6","key":"5295_CR5","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6):10\u201316","journal-title":"IEEE Micro"},{"key":"5295_CR6","doi-asserted-by":"crossref","unstructured":"Calimera A, Loghi M, Macii E, Poncino M (2010a) Aging effects of leakage optimizations for caches. In: Proceedings of the Great Lakes symposium on VLSI, pp 95\u201398","DOI":"10.1145\/1785481.1785504"},{"key":"5295_CR7","doi-asserted-by":"crossref","unstructured":"Calimera A, Loghi M, Macii E, Poncino M (2010b) Dynamic indexing: concurrent leakage and aging optimization for caches. In: Proceedings of the ACM\/IEEE international symposium on low power electronics and design, pp 343\u2013348","DOI":"10.1145\/1840845.1840916"},{"key":"5295_CR8","doi-asserted-by":"crossref","unstructured":"Calimera A, Macii E, Poncino M (2010c) Analysis of nbti-induced snm degradation in power-gated sram cells. In: Proceedings of the IEEE international symposium on circuits and systems, pp 785\u2013788","DOI":"10.1109\/ISCAS.2010.5537452"},{"key":"5295_CR9","doi-asserted-by":"crossref","unstructured":"Calimera A, Loghi M, Macii E, Poncino M (2011) Partitioned cache architectures for reduced nbti-induced aging. In: Proceedings of the conference on design, automation and test in Europe, pp 1 \u20136","DOI":"10.1109\/DATE.2011.5763152"},{"issue":"12","key":"5295_CR10","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1109\/LED.2002.805750","volume":"23","author":"G Chen","year":"2002","unstructured":"Chen G, Li M, Ang C, Zheng J, Kwong D (2002) Dynamic nbti of p-mos transistors and its impact on mosfet scaling. IEEE Electron Device Lett 23(12):734\u2013736","journal-title":"IEEE Electron Device Lett"},{"key":"5295_CR11","unstructured":"Freescale (2011) Freescale low-power QE family processor. http:\/\/www.freescale.com\/lowpower . Accessed Mar 2012"},{"key":"5295_CR12","doi-asserted-by":"crossref","unstructured":"Huard V, Parthasarathy C, Guerin C, Valentin T, Pion E, Planes MMN, Camus L (2008) Nbti degradation: from transistor to SRAM arrays. In: Proceedings of the IEEE annual international reliability physics symposium, pp 289\u2013300","DOI":"10.1109\/RELPHY.2008.4558900"},{"key":"5295_CR13","doi-asserted-by":"crossref","unstructured":"Kandemir M, Irwin M, Chen G, Kolcu I (2004) Banked scratch-pad memory management for reducing leakage energy consumption. In: Proceedings of the ACM\/IEEE international conference on computer-aided design, pp 120\u2013124","DOI":"10.1109\/ICCAD.2004.1382555"},{"key":"5295_CR14","doi-asserted-by":"crossref","unstructured":"Kang K, Alam M, Roy K (2007a) Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ. In: Proceedings of the IEEE international test conference, pp 1\u201310","DOI":"10.1109\/TEST.2007.4437590"},{"issue":"10","key":"5295_CR15","doi-asserted-by":"crossref","first-page":"1770","DOI":"10.1109\/TCAD.2007.896317","volume":"26","author":"K Kang","year":"2007","unstructured":"Kang K, Kufluoglu H, Roy K, Alam MA (2007b) Impact of negative-bias temperature instability in nanoscale sram array: modeling and analysis. IEEE Trans Comput-Aided Des Integr Circuits Syst 26(10):1770\u20131781","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5295_CR16","doi-asserted-by":"crossref","unstructured":"Kaxiras S, Hu Z, Martonosi M (2001) Cache decay: exploiting generational behavior to reduce cache leakage power. In: Proceedings of the annual international symposium on computer architecture, pp 240\u2013251","DOI":"10.1145\/379240.379268"},{"issue":"2","key":"5295_CR17","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N Kim","year":"2004","unstructured":"Kim N, Flautner K, Blaauw D, Mudge T (2004) Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(2):167\u2013184","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5295_CR18","doi-asserted-by":"crossref","unstructured":"Kumar S, Kim K, Sapatnekar S (2006) Impact of NBTI on SRAM read stability and design for reliability. In: Proceedings of the IEEE international symposium on quality electronic design, pp 213\u2013218","DOI":"10.1109\/ISQED.2006.73"},{"issue":"7","key":"5295_CR19","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1109\/TC.2010.43","volume":"59","author":"M Loghi","year":"2010","unstructured":"Loghi M, Golubeva O, Macii E, Poncino M (2010) Architectural leakage power minimization of scratchpad memories by application-driven subbanking. IEEE Trans Comput 59(7):891\u2013904","journal-title":"IEEE Trans Comput"},{"key":"5295_CR20","doi-asserted-by":"crossref","unstructured":"Nii K, Makino H, Tujihashi Y, Morishima C, Hayakawa Y, Nunogami H, Arakawa T, Hamano H (1998) A low power sram using auto-backgate-controlled mt-cmos. In: Proceedings of the international symposium on low power electronics and design, pp 293\u2013298","DOI":"10.1145\/280756.280939"},{"key":"5295_CR21","doi-asserted-by":"crossref","unstructured":"Powell M, Yang SH, Falsafi B, Roy K, Vijaykumar T (2000) Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of the 2000 international symposium on low power electronics and design, pp 90\u201395","DOI":"10.1145\/344166.344526"},{"key":"5295_CR22","doi-asserted-by":"crossref","unstructured":"Ricketts A, Singh J, Ramakrishnan K, Vijaykrishnan N, Pradhan DK (2010) Investigating the impact of NBTI on different power saving cache strategies. In: Proceedings of the conference on design, automation and test in Europe, pp 592\u2013597","DOI":"10.1109\/DATE.2010.5457137"},{"issue":"5","key":"5295_CR23","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck E, List F, Lohstroh J (1987) Static-noise margin analysis of mos sram cells. IEEE J Solid-State Circuits 22(5):748\u2013754","journal-title":"IEEE J Solid-State Circuits"},{"key":"5295_CR24","unstructured":"STMicroelectronics (2011) Stmicroelectronics cortex-m3 cpu. http:\/\/www.st.com\/mcu\/inchtml-pages-stm32.html . Accessed Mar 2012"},{"key":"5295_CR25","unstructured":"Su C, Despain A (1995) Cache designs for energy efficiency. In: Proceedings of the Hawaii international conference on system sciences, pp 306\u2013315"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5295-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5295-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5295-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T07:02:24Z","timestamp":1561532544000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5295-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4,1]]},"references-count":25,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["5295"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5295-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,1]]}}}