{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T20:34:15Z","timestamp":1649018055499},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2012,5,9]],"date-time":"2012-05-09T00:00:00Z","timestamp":1336521600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s10836-012-5302-7","type":"journal-article","created":{"date-parts":[[2012,5,8]],"date-time":"2012-05-08T05:13:01Z","timestamp":1336453981000},"page":"571-584","source":"Crossref","is-referenced-by-count":0,"title":["Experimental Results of Testing a BIST \u03a3\u2013\u0394 ADC on the HOY Wireless Test Platform"],"prefix":"10.1007","volume":"28","author":[{"given":"Shao-Feng","family":"Hung","sequence":"first","affiliation":[]},{"given":"Hao-Chiao","family":"Hong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,5,9]]},"reference":[{"key":"5302_CR1","doi-asserted-by":"crossref","unstructured":"Alampally S, Venkatesh RT, Shanmugasundaram P, Parekhji RA, Agrawal VD (2011) An efficient test data reduction technique through dynamic pattern mixing across multiple fault models. In: Proc. IEEE VLSI test symp. (VTS), pp\u00a0285\u2013290","DOI":"10.1109\/VTS.2011.5783735"},{"issue":"5","key":"5302_CR2","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/s10836-010-5172-9","volume":"26","author":"AA Al-Yamani","year":"2010","unstructured":"Al-Yamani AA, McCluskey EJ (2010) Test set compression through alternation between deterministic and pseudorandom test patterns. J Electron Test (JETTA) 26(5):513\u2013521","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR3","volume-title":"An introduction to mixed-signal IC test and measurement","author":"M Burns","year":"2001","unstructured":"Burns M, Roberts G.W. (2001) An introduction to mixed-signal IC test and measurement. Oxford University Press, Oxford"},{"key":"5302_CR4","volume-title":"Essentials of electronics testing for digital, memory & mixed-signal VLSI circuits","author":"ML Bushnell","year":"2000","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronics testing for digital, memory & mixed-signal VLSI circuits. Kluwer Academic, Norwell"},{"key":"5302_CR5","doi-asserted-by":"crossref","unstructured":"Chi C-C, Lo C-Y, Ko T-W, Wu C-W (2009) Test integration for SOC supporting very low-cost tester. In: IEEE Asian test symp. (ATS), pp\u00a0287\u2013292","DOI":"10.1109\/ATS.2009.51"},{"key":"5302_CR6","doi-asserted-by":"crossref","unstructured":"Chouba N, Bouzaida L (2010) A BIST architecture for Sigma Delta ADC testing based on embedded NOEB self-test and CORDIC algorithm. In: Proc. IEEE int. conf. design and technology of integrated systems in nanoscale era (DTIS), pp\u00a01\u20137","DOI":"10.1109\/DTIS.2010.5487558"},{"key":"5302_CR7","unstructured":"Hong H-C (2004) Design-for-digital-testability 30 MHz second-order Sigma\u2013Delta modulator. In: Proc. IEEE custom integrated circuits conf. (CICC), pp\u00a0211\u2013214"},{"issue":"12","key":"5302_CR8","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1109\/TVLSI.2007.909799","volume":"15","author":"H-C Hong","year":"2007","unstructured":"Hong H-C (2007) A design-for-digital-testability circuit structure for \u03a3\u2013\u0394 modulators. IEEE Trans VLSI Syst 15(12):1341\u20131350","journal-title":"IEEE Trans VLSI Syst"},{"issue":"6","key":"5302_CR9","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1007\/s10836-007-5005-7","volume":"23","author":"H-C Hong","year":"2007","unstructured":"Hong H-C (2007) A fully-settled linear behavior plus noise model for evaluating the digital stimuli of the design-for-digital-testability \u03a3\u2013\u0394 modulators. J Electron Test (JETTA) 23(6):527\u2013538","journal-title":"J Electron Test (JETTA)"},{"issue":"1","key":"5302_CR10","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/TCSI.2008.926986","volume":"56","author":"H-C Hong","year":"2009","unstructured":"Hong H-C, Liang S-C (2009) A decorrelating design-for-digital-testability scheme for \u03a3\u2013\u0394 modulators. IEEE Trans Circuits Syst I, Reg Pap 56(1):60\u201373","journal-title":"IEEE Trans Circuits Syst I, Reg Pap"},{"issue":"9","key":"5302_CR11","doi-asserted-by":"crossref","first-page":"2334","DOI":"10.1109\/TIM.2009.2034582","volume":"59","author":"H-C Hong","year":"2010","unstructured":"Hong H-C, Su F-Y, Hung S-F (2010) A fully integrated built-in self-test \u03a3\u2013\u0394 ADC based on the modified controlled sine-wave fitting procedure. IEEE Trans Instrum Meas 59(9):2334\u20132344","journal-title":"IEEE Trans Instrum Meas"},{"issue":"3","key":"5302_CR12","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MDT.2009.96","volume":"27","author":"Y-T Hsing","year":"2010","unstructured":"Hsing Y-T, Denq L-M, Chen C-H, Wu C-W (2010) Economic analysis of the HOY wireless test methodology. IEEE Des Test Comput 27(3):20\u201330","journal-title":"IEEE Des Test Comput"},{"issue":"4","key":"5302_CR13","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1007\/s10836-011-5231-x","volume":"27","author":"X-L Huang","year":"2011","unstructured":"Huang X-L, Kang P-Y, Yu Y-C, Huang J-L (2011) Histogram-based calibration of capacitor mismatch and comparator offset for 1-bit\/stage pipelined ADCs. J Electron Test (JETTA) 27(4):441\u2013453","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR14","unstructured":"Hung S-F, Hong H-C (2011) Design of a design-for-digital-testability third-order \u03a3\u2013\u0394 modulator. In: Proc. IEEE 17th international mixed-signals, sensors and systems test workshop, pp\u00a0110\u2013113"},{"key":"5302_CR15","doi-asserted-by":"crossref","unstructured":"Hung S-F, Hong H-C, Liang S-C (2009) A low-cost output response analyzer for the built-in-self-test \u03a3\u2013\u0394 modulator based on the controlled sine wave fitting method. In: IEEE Asian test symp. (ATS), pp\u00a0385\u2013388","DOI":"10.1109\/ATS.2009.88"},{"issue":"5","key":"5302_CR16","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1007\/s10836-010-5167-6","volume":"26","author":"MA Kochte","year":"2010","unstructured":"Kochte MA, Zoellin CG, Wunderlich H-J (2010) Efficient concurrent self-test with partially specified patterns. J Electron Test (JETTA) 26(5):581\u2013594","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR17","unstructured":"Li C-F, Lee C-Y, et al (2011) A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing. In: Proc. IEEE\/ACM design automation conf. (DAC), pp\u00a0771\u2013776"},{"key":"5302_CR18","doi-asserted-by":"crossref","unstructured":"Liou J-J, Huang C-T, Wu C-W, Tien C-C, Wang C-H, Ma H-P, Chen Y-Y, Hsu Y-C, Deng L-M, Chiu C-J, Li Y-W, Chang C-M (2007) A prototype of a wireless-based test system. In: IEEE int. SOC conf. (SOCC), pp\u00a0225\u2013228","DOI":"10.1109\/SOCC.2007.4545463"},{"issue":"7","key":"5302_CR19","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/82.298375","volume":"41","author":"AK Lu","year":"1994","unstructured":"Lu AK, Roberts GW (1994) A high-quality analog oscillator using oversampling D\/A conversion techniques. IEEE Trans Circuits Syst II Analog Digit Signal Process 41(7):437\u2013444","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"5302_CR20","doi-asserted-by":"crossref","unstructured":"Mattes H, Sattler S, Dworski C (2004) Controlled sine wave fitting for ADC test. In: Proc. IEEE int. test conf. (ITC), pp\u00a0963\u2013971","DOI":"10.1109\/TEST.2004.1387361"},{"issue":"6","key":"5302_CR21","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1007\/s10836-010-5183-6","volume":"26","author":"US Mehta","year":"2010","unstructured":"Mehta US, Dasgupta KS, Devashrayee NM (2010) Modified selective Huffman coding for optimization of test data compression, test application time and area overhead. J Electron Test (JETTA) 26(6):679\u2013688","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR22","doi-asserted-by":"crossref","unstructured":"Mullane B, O\u2019Brien V, MacNamee C, Fleischmann T (2009) A prototype platform for system-on-chip ADC test and measurement. In: IEEE int. SOC conf. (SOCC), pp\u00a0169\u2013172","DOI":"10.1109\/SOCCON.2009.5398065"},{"issue":"4\u20136","key":"5302_CR23","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1007\/s10836-006-9500-z","volume":"22","author":"L Rolindez","year":"2006","unstructured":"Rolindez L, Mir S, Bounceur A, Carbonero J-L (2006) A BIST scheme for SNDR testing of \u03a3\u2013\u0394 ADCs using sine-wave fitting. J Electron Test (JETTA) 22(4\u20136):325\u2013335","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR24","unstructured":"Rolindez L, Mir S, Carbonero J-L, Goguet D, Chouba N (2007) A stereo audio \u03a3\u2013\u0394 ADC architecture with embedded SNDR self-test. In: Proc. IEEE int. test conf. (ITC), pp\u00a01\u201310"},{"key":"5302_CR25","doi-asserted-by":"crossref","unstructured":"Santin E, Oliveira L, Nowacki B, Goes J (2010) Fully integrated and reconfigurable architecture for coherent self-testing of IQ ADCs. In: Proc. IEEE int. symp. circuits and systems (ISCAS), pp\u00a01927\u20131930","DOI":"10.1109\/ISCAS.2010.5538009"},{"issue":"1","key":"5302_CR26","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1007\/s10836-010-5187-2","volume":"27","author":"H-W Ting","year":"2011","unstructured":"Ting H-W, Chang S-J, Huang S-L (2011) A design of linearity built-in self-test for current-steering DAC. J Electron Test (JETTA) 27(1):85\u201394","journal-title":"J Electron Test (JETTA)"},{"issue":"1","key":"5302_CR27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/82.363546","volume":"42","author":"MF Toner","year":"1995","unstructured":"Toner MF, Roberts GW (1995) A BIST scheme for a SNR, gain tracking, and frequency response test of a Sigma\u2013Delta ADC. IEEE Trans Circuits Syst II Analog Digit Signal Process 42(1):1\u201315","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"5302_CR28","volume-title":"Analog and mixed-signal test","author":"B Vinnakota","year":"1998","unstructured":"Vinnakota B (1998) Analog and mixed-signal test. Prentice-Hall, Englewoods Cliffs"},{"issue":"5","key":"5302_CR29","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1007\/s10836-010-5168-5","volume":"26","author":"Z Wang","year":"2010","unstructured":"Wang Z, Karpovsky M, Kulikowski KJ (2010) Design of memories with concurrent error detection and correction by nonlinear sec-ded codes. J Electron Test (JETTA) 26(5):559\u2013580","journal-title":"J Electron Test (JETTA)"},{"key":"5302_CR30","unstructured":"Wu C-W, Huang C-T, Huang S-Y, Huang P-C, Chang T-Y, Hsing Y-T (2006) The HOY tester\u2014can IC testing go wireless? In: Proc. IEEE int. symp. VLSI design, automation and test, pp\u00a01\u20134"},{"issue":"3","key":"5302_CR31","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MDT.2010.59","volume":"27","author":"C-Y Yang","year":"2010","unstructured":"Yang C-Y, Chen Y-Y, Chen S-Y, Liou J-J (2010) Automatic test wrapper synthesis for a wireless ATE Platform. IEEE Des Test Comput 27(3):31\u201341","journal-title":"IEEE Des Test Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5302-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5302-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5302-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,28]],"date-time":"2019-06-28T07:09:59Z","timestamp":1561705799000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5302-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,9]]},"references-count":31,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["5302"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5302-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5,9]]}}}