{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T07:47:53Z","timestamp":1648885673686},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,6,19]],"date-time":"2012-06-19T00:00:00Z","timestamp":1340064000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1007\/s10836-012-5305-4","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T17:02:15Z","timestamp":1344877335000},"page":"541-549","source":"Crossref","is-referenced-by-count":4,"title":["Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing"],"prefix":"10.1007","volume":"28","author":[{"given":"Suraj","family":"Sindia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,6,19]]},"reference":[{"issue":"1","key":"5305_CR1","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1007\/BF00137563","volume":"9","author":"A Balivada","year":"1996","unstructured":"Balivada A, Zheng H, Nagi N, Chatterjee A, Abraham JA (1996) A unified approach to fault simulation of linear mixed-signal circuits. J Electron Test Theory Appl 9(1):29\u201341","journal-title":"J Electron Test Theory Appl"},{"key":"5305_CR2","doi-asserted-by":"crossref","unstructured":"Bhunia S, Roy K (2002) Dynamic supply current testing of analog circuits using wavelet transform. In: Proc 20th IEEE VLSI Test Symp, pp 302\u2013307","DOI":"10.1109\/VTS.2002.1011158"},{"key":"5305_CR3","volume-title":"Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits","author":"ML Bushnell","year":"2000","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, Boston"},{"key":"5305_CR4","volume-title":"Introduction to nonlinear network theory","author":"LO Chua","year":"1967","unstructured":"Chua LO (1967) Introduction to nonlinear network theory. McGraw-Hill, New York"},{"issue":"1","key":"5305_CR5","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/43.184847","volume":"12","author":"BR Epstein","year":"1993","unstructured":"Epstein BR, Czigler MH, Miller SR (1993) Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing. IEEE Trans Comput Aided Des 12(1):102\u2013113","journal-title":"IEEE Trans Comput Aided Des"},{"key":"5305_CR6","unstructured":"Esteban T-C, Jaime C-M (2002) Computing symbolic transfer functions of analog circuits by applying pure nodal analysis. In: Proc 4th IEEE International Caracas Conf Devices, Circuits and Systems, pp\u00a0C023\u2013C1-5"},{"key":"5305_CR7","volume-title":"Signals and systems","author":"S Haykin","year":"2003","unstructured":"Haykin S, Veen BV (2003) Signals and systems. Wiley, New\u00a0York"},{"key":"5305_CR8","unstructured":"Kailath T (1980) Linear systems. Prentice Hall, Englewood Cliffs"},{"key":"5305_CR9","doi-asserted-by":"crossref","unstructured":"Kondagunturi R, Bradley E, Maggard K, Stroud C (1999) Benchmark circuits for analog and mixed-signal testing. In: Proc IEEE Southeastcon, pp 217\u2013220","DOI":"10.1109\/SECON.1999.766127"},{"issue":"5","key":"5305_CR10","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1109\/82.769804","volume":"46","author":"C-Y Pan","year":"1999","unstructured":"Pan C-Y, Cheng K-T (1999) Test generation for linear time-invariant analog circuits. IEEE Trans Circuits Syst II Analog Digit Signal Process 46(5):554\u2013564","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"5305_CR11","doi-asserted-by":"crossref","unstructured":"Panic V, Milovanovic D, Petkovic P, Litovski V (1995) Fault location in passive analog RC circuits by measuring impulse response. In: Proc 20th International Conf on Microelectronics, pp 517\u2013520","DOI":"10.1109\/ICMEL.1995.500920"},{"key":"5305_CR12","volume-title":"Probability, random variables, and stochastic processes","author":"A Papoulis","year":"1965","unstructured":"Papoulis A (1965) Probability, random variables, and stochastic processes. McGraw-Hill, New York"},{"key":"5305_CR13","doi-asserted-by":"crossref","unstructured":"Park J, Shin H, Abraham JA (2007) Pseudorandom test for nonlinear circuits based on a simplified Volterra series model. In: Proc 8th IEEE International Symp on Quality Electronic Design, pp 495\u2013500","DOI":"10.1109\/ISQED.2007.130"},{"issue":"3","key":"5305_CR14","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1023\/A:1008349817903","volume":"14","author":"R Ramadoss","year":"1999","unstructured":"Ramadoss R, Bushnell ML (1999) Test generation for mixed-signal devices using signal flow graphs. J Electron Test Theory Appl 14(3):189\u2013205","journal-title":"J Electron Test Theory Appl"},{"key":"5305_CR15","doi-asserted-by":"crossref","unstructured":"Savir J, Guo Z (2002) On the detectability of parametric faults in analog circuits. In: Proc International Conf Computer Design, pp 84\u201389","DOI":"10.1109\/ICCD.2002.1106781"},{"key":"5305_CR16","doi-asserted-by":"crossref","unstructured":"Savir J, Guo Z (2002) Test limitations of parametric faults in analog circuits. In: Proc 11th Asian Test Symp, pp 39\u201344","DOI":"10.1109\/ATS.2002.1181682"},{"key":"5305_CR17","unstructured":"Savir J, Guo Z (2003) Analog circuit test using transfer function coefficient estimates. In: Proc International Test Conf, pp 1155\u20131163"},{"key":"5305_CR18","unstructured":"Sindia S, Singh V, Agrawal VD (2009) Bounds on defect level and fault coverage in linear analog circuit testing. In: Proc 13th VLSI Design and Test Symp, pp 410\u2013421"},{"key":"5305_CR19","doi-asserted-by":"crossref","unstructured":"Sindia S, Singh V, Agrawal VD (2009) Multi-tone testing of linear and nonlinear analog circuits using polynomial coefficients. In: Proc 18th Asian Test Symp, pp 63\u201368","DOI":"10.1109\/ATS.2009.45"},{"key":"5305_CR20","doi-asserted-by":"crossref","unstructured":"Sindia S, Singh V, Agrawal VD (2009) Polynomial coefficient based DC testing of non-linear analog circuits. In: Proc 19th IEEE Great Lakes Symp on VLSI, pp 69\u201374","DOI":"10.1145\/1531542.1531562"},{"key":"5305_CR21","unstructured":"Sindia S, Singh V, Agrawal VD (2009) V-transform: an enhanced polynomial coefficient based DC test for non-linear analog circuits. In: Proc 7th East\u2013west Design and Test Symp, pp 283\u2013286"},{"key":"5305_CR22","doi-asserted-by":"crossref","unstructured":"Sindia S, Singh V, Agrawal VD (2010) Parametric fault diagnosis of nonlinear analog circuits using polynomial coefficients. In: Proc 23rd International Conf VLSI Design, pp\u00a0288\u2013293","DOI":"10.1109\/VLSI.Design.2010.81"},{"key":"5305_CR23","doi-asserted-by":"crossref","unstructured":"Sindia S, Agrawal VD, Singh V (2011) Non-linear analog circuit test and diagnosis under process variation using V-transform coefficients. In: Proc 29th IEEE VLSI Test Symp, pp 64\u201369","DOI":"10.1109\/VTS.2011.5783756"},{"issue":"3","key":"5305_CR24","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/43.986428","volume":"21","author":"PN Variyam","year":"2002","unstructured":"Variyam PN, Cherubal S, Chatterjee A (2002) Prediction of analog performance parameters using fast transient testing. IEEE Trans Comput Aided Des 21(3):349\u2013361","journal-title":"IEEE Trans Comput Aided Des"},{"key":"5305_CR25","doi-asserted-by":"crossref","unstructured":"Verhaegen W, Gielen G (1998) Efficient symbolic analysis of analog integrated circuits using determinant decision diagrams. In: Proc IEEE International Conf Electronics, Circuits and Systems, pp 89\u201392","DOI":"10.1109\/ICECS.1998.813942"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5305-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5305-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5305-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T16:32:25Z","timestamp":1562085145000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5305-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,19]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["5305"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5305-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6,19]]}}}