{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,25]],"date-time":"2023-06-25T09:40:36Z","timestamp":1687686036994},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,6,2]],"date-time":"2012-06-02T00:00:00Z","timestamp":1338595200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1007\/s10836-012-5308-1","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T21:03:10Z","timestamp":1344891790000},"page":"449-468","source":"Crossref","is-referenced-by-count":2,"title":["Cohesive Coverage Management: Simulation Meets Formal Methods"],"prefix":"10.1007","volume":"28","author":[{"given":"Aritra","family":"Hazra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Priyankar","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha Pratim","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,6,2]]},"reference":[{"key":"5308_CR1","unstructured":"Accellera. SystemVerilog LRM 3.1a. (2004) http:\/\/www.systemverilog.org"},{"key":"5308_CR2","doi-asserted-by":"crossref","unstructured":"Adir A, Azatchi H, Bin E, Peled O, Shoikhet K (2005) A generic micro-architectural test plan approach for microprocessor verification. In: The proceedings of 42nd annual Design Automation Conference (DAC), pp 769\u2013774","DOI":"10.1145\/1065579.1065785"},{"key":"5308_CR3","unstructured":"ARM. AMBA Specification Rev. 2.0. (1999) http:\/\/www.arm.com"},{"issue":"10","key":"5308_CR4","doi-asserted-by":"crossref","first-page":"1922","DOI":"10.1109\/TCAD.2005.859490","volume":"25","author":"P Basu","year":"2006","unstructured":"Basu P, Das S, Banerjee A, Dasgupta P, Chakrabarti PP, Mohan CR, Fix L, Armoni R (2006) Design intent coverage\u2014a new paradigm for formal property verification. IEEE Trans Comput-Aided Des Integr Circuits Syst 25(10):1922\u20131934","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5308_CR5","first-page":"118","volume":"58","author":"A Biere","year":"2003","unstructured":"Biere A, Cimatti A, Clarke E, Strichman O, Zhu Y (2003) Bounded model checking. Adv Comput 58:118\u2013149","journal-title":"Adv Comput"},{"key":"5308_CR6","doi-asserted-by":"crossref","unstructured":"Chockler H, Kupferman O, Kurshan RP, Vardi MY (2001) A practical approach to coverage in formal verification. In: The proceedings of the 13th international conference on computer aided verification, pp 66\u201378","DOI":"10.1007\/3-540-44585-4_7"},{"key":"5308_CR7","doi-asserted-by":"crossref","unstructured":"Chockler H, Kupferman O, Vardi M (2003) Coverage metrics for formal verification. In: The proceedings of CHARM, pp 111\u2013125","DOI":"10.1007\/978-3-540-39724-3_11"},{"key":"5308_CR8","unstructured":"Clarke E, Grumberg O, Peled D (2000) Model checking. MIT Press"},{"issue":"6","key":"5308_CR9","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/6.499951","volume":"33","author":"E Clarke","year":"1996","unstructured":"Clarke E, Kurshan R (1996) Computer aided verification. IEEE Spectrum 33(6):61\u201367","journal-title":"IEEE Spectrum"},{"key":"5308_CR10","unstructured":"Das S, Banerjee A, Basu P, Dasgupta P, Chakrabarti PP, Mohan CR, Fix L (2005) Formal methods for analyzing the completeness of an assertion suite against a high-level fault model. In: The proceedings of 18th international conference on VLSI design, pp 201\u2013206"},{"key":"5308_CR11","doi-asserted-by":"crossref","unstructured":"Dasgupta P (2006) A roadmap to formal property verification. Springer","DOI":"10.1007\/978-1-4020-4758-9_8"},{"key":"5308_CR12","unstructured":"Foster H, Loh L, Rabii B, Singhal V (2006) Guidelines for creating a formal verification testplan. In: The tutorial presented in design and verification conference. San Jose, CA"},{"key":"5308_CR13","doi-asserted-by":"crossref","unstructured":"Hazra A, Banerjee A, Mitra S, Dasgupta P, Chakrabarti PP, Mohan CR (2008) Cohesive coverage management for simulation and formal property verification. In: The proceedings of IEEE symposium on VLSI (ISVLSI), pp 251\u2013256","DOI":"10.1109\/ISVLSI.2008.53"},{"key":"5308_CR14","doi-asserted-by":"crossref","unstructured":"Hazra A, Dasgupta P, Chakrabarti PP (2012) Cohesive coverage management leveraging formal test plans. LAP LAMBERT Academic Publishers","DOI":"10.1007\/s10836-012-5308-1"},{"key":"5308_CR15","doi-asserted-by":"crossref","unstructured":"Hazra A, Ghosh P, Dasgupta P, Chakrabarti PP (2009) Inline assertions\u2014embedding formal properties in a test bench. In: The proceedings of 22nd international conference on VLSI design, pp 71\u201376","DOI":"10.1109\/VLSI.Design.2009.31"},{"key":"5308_CR16","doi-asserted-by":"crossref","unstructured":"Hazra A, Ghosh P, Dasgupta P, Chakrabarti PP (2010) Coverage management with inline assertions and formal test points. In: The proceedings of 23rd international conference on VLSI design, pp 140\u2013145","DOI":"10.1109\/VLSI.Design.2010.25"},{"key":"5308_CR17","doi-asserted-by":"crossref","unstructured":"Hoskote Y, Kam T, Ho P, Zao X (1999) Coverage estimation for symbolic model checking. In: The proceedings of 36th annual design automation conference, pp 300\u2013305","DOI":"10.1145\/309847.309936"},{"key":"5308_CR18","unstructured":"Li J (2006) Automated risk elimination by formally critiquing verification plan and design documentation. In: The proceedings of DesignCon"},{"key":"5308_CR19","unstructured":"Magellan. An industrial formal verification tool from synopsys. www.synopsys.com\/tools\/verification\/functionalverification\/pages\/magellan.aspx"},{"key":"5308_CR20","unstructured":"Piziali A (2004) Functional verification coverage measurement and analysis. Kluwer Academic Publishers"},{"key":"5308_CR21","unstructured":"Piziali A (2006) Verification planning to functional closure of processor-based SoCs. In: The proceedings of DesignCon,"},{"key":"5308_CR22","unstructured":"PSL IP. Property specification language. (2004) http:\/\/www.eda.org\/ieee-1850"},{"key":"5308_CR23","unstructured":"Rashinkar P, Paterson P, Singh L (2001) System-on-chip verification: methodology and techniques. Kluwer Academic Publishers"},{"key":"5308_CR24","unstructured":"Savor T, Seviora R (1997) Directed simulation for automatic detection of failures. In: The proceedings of World congress on systems simulation, pp 432\u2013441"},{"issue":"1","key":"5308_CR25","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/1455229.1455238","volume":"14","author":"A Sinha","year":"2009","unstructured":"Sinha A, Dasgupta P, Pal B, Das S, Basu P, Chakrabarti PP (2009) Design intent coverage revisited. ACM Transact Des Automat Electron Syst 14(1):9:1\u20139:32","journal-title":"ACM Transact Des Automat Electron Syst"},{"key":"5308_CR26","unstructured":"Sutherland S (2002) The verilog PLI handbook, 2nd edn. Kluwer Academic Publishers"},{"issue":"4","key":"5308_CR27","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/54.936247","volume":"18","author":"S Tasiran","year":"2001","unstructured":"Tasiran S, Keutzer K (2001) Coverage metrics for functional verification of hardware designs. IEEE Des Test Comput 18(4):36\u201345","journal-title":"IEEE Des Test Comput"},{"key":"5308_CR28","unstructured":"VCS. An industrial simulator tool from synopsys. www.synopsys.com\/tools\/verification\/functionalverification\/pages\/vcs.aspx"},{"key":"5308_CR29","unstructured":"VIS. A formal verification tool from Colorado University. http:\/\/vlsi.colorado.edu\/~vis"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5308-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5308-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5308-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,25]],"date-time":"2023-06-25T09:10:31Z","timestamp":1687684231000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5308-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,2]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["5308"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5308-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6,2]]}}}