{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T15:19:59Z","timestamp":1726413599492},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T00:00:00Z","timestamp":1342137600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1007\/s10836-012-5312-5","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T17:03:27Z","timestamp":1344877407000},"page":"511-521","source":"Crossref","is-referenced-by-count":2,"title":["Identifying Untestable Faults in Sequential Circuits Using Test Path Constraints"],"prefix":"10.1007","volume":"28","author":[{"given":"Taavi","family":"Viilukas","sequence":"first","affiliation":[]},{"given":"Anton","family":"Karputkin","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,7,13]]},"reference":[{"issue":"9","key":"5312_CR1","doi-asserted-by":"crossref","first-page":"1155","DOI":"10.1109\/43.406717","volume":"14","author":"VD Agrawal","year":"1995","unstructured":"Agrawal VD, Chakradhar ST (1995) Combinational ATPG theorems for identifying untestable faults in sequential circuits. IEEE Trans Comput Aided Des 14(9):1155\u20131160","journal-title":"IEEE Trans Comput Aided Des"},{"key":"5312_CR2","doi-asserted-by":"crossref","unstructured":"Brayton RK, Hachtel GD, McMullen CT, Sangiovanni-Vincentelli AL (1984) Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Boston","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"5312_CR3","doi-asserted-by":"crossref","unstructured":"Chayakul V, Gajski DD, Ramachandran L (1993) High-Level Transformations for Minimizing Syntactic Variances, DAC (Proceedings of the Design Automation Conference), Dallas, Texas, USA, p 413\u2013418","DOI":"10.1145\/157485.164956"},{"key":"5312_CR4","doi-asserted-by":"crossref","unstructured":"De Moura L, Bj\u00f8rner N (2008) Z3: An Efficient SMT Solver. TACAS (International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS)), Budapest, Hungary, p 337\u2013340","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"5312_CR5","unstructured":"Dillig I, Dillig T, Aiken A (2010) Small Formulas for Large Programs, Proc. of the 17th intl. conf. on Static Analysis, Springer-Verlag, Berlin, Heidelberg, p 236\u2013252"},{"key":"5312_CR6","unstructured":"Fujiwara H, Ooi CY, Shimizu Y (2008) Enhancement of Test Environment Generation for Assignment Decision Diagrams, 9th IEEE Workshop on RTL and High Level Testing, Nov. IEEE, Sapporo, Japan, 45\u201350"},{"key":"5312_CR7","unstructured":"Ghosh I, Fujita M (2000) Automatic test pattern generation for functional RTL circuits using assignment decision diagrams, Proc. DAC (Proceedings of the Design Automation Conference), Los Angeles, California, USA, p 43\u201348"},{"key":"5312_CR8","unstructured":"HLSynth92 benchmarks. http:\/\/ftp.ics.uci.edu\/pub\/hlsynth\/HLSynth92"},{"key":"5312_CR9","unstructured":"ITC benchmarks. http:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html"},{"key":"5312_CR10","first-page":"457","volume-title":"Proc. 33rd Annu. Conf","author":"MA Iyer","year":"1996","unstructured":"Iyer MA, Long DE, Abramovici M (1996) Identifying sequential redundancies without search. In: Proc. 33rd Annu. Conf. DAC, LasVegas, pp 457\u2013462"},{"key":"5312_CR11","doi-asserted-by":"crossref","DOI":"10.1109\/HLDVT.2002.1224448","volume-title":"High-Level and Hierarchical Test Sequence Generation","author":"G Jervan","year":"2002","unstructured":"Jervan G et al (2002) High-Level and Hierarchical Test Sequence Generation. IEEE HLDVT, Cannes, 169\u2013174"},{"key":"5312_CR12","doi-asserted-by":"crossref","unstructured":"Lee J, Patel JH (1994 Oct) Architectural level test generation for microprocessors, IEEE Trans. CAD (IEEE Transactions on CAD of Integrated Circuits and Systems), Piscataway, New Jersey, USA, p 1288\u20131300","DOI":"10.1109\/43.317464"},{"issue":"3","key":"5312_CR13","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MDT.1995.466367","volume":"12","author":"H-C Liang","year":"1995","unstructured":"Liang H-C, Lee CL, Chen EJ (1995) Identifying untestable faults in sequential circuits. IEEE Des Test Comput 12(3):14\u201323","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"5312_CR14","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1145\/348019.348311","volume":"5","author":"DE Long","year":"2000","unstructured":"Long DE, Iyer MA, Abramovici M (2000) FILL and FUNI: Algorithms to identify illegal states and sequentially untestable faults. ACM Trans Des Autom Electron Syst 5(3):631\u2013657","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5312_CR15","unstructured":"Murray BT, Hayes JP (1988) Hierarchical test generation using precomputed tests for modules, Proc. ITC (Proceedings of the International Test Conference), Washington, D.C., USA, p 221\u2013229"},{"key":"5312_CR16","doi-asserted-by":"crossref","unstructured":"Peng Q, Abramovici M, Savir J (2000) MUST: multiple stem analysis for identifying sequential untestable faults. In: Proc. Int. Test Conf. IEEE, Atlantic City, NJ, USA, p 839\u2013846","DOI":"10.1109\/TEST.2000.894288"},{"key":"5312_CR17","doi-asserted-by":"crossref","unstructured":"Raik J, Fujiwara H, Ubar R, Krivenko A (2008) Untestable fault identification in sequential circuits using model-checking. ATS (Proceedings of the Asian Test Symposium), Sapporo, Japan, p 667\u2013672","DOI":"10.1109\/ATS.2008.22"},{"key":"5312_CR18","unstructured":"Raik J, Rannaste A, Jenihhin M, Viilukas T, Ubar R, Fujiwara H (2011) Constraint-Based Hierarchical Untestability Identification for Synchronous Sequential Circuits, Proc. of the European Test Symposium, IEEE Computer Society, Trondheim, Norway, p 147\u2013152"},{"key":"5312_CR19","doi-asserted-by":"crossref","unstructured":"Raik J, Ubar R (1999) Sequential Circuit Test Generation Using Decision Diagram Models, Proceedings of the DATE Conference, IEEE Computer Society, Munich, Germany, p 736\u2013740","DOI":"10.1145\/307418.307602"},{"key":"5312_CR20","unstructured":"The ECLiPSe Constraint Programming System http:\/\/eclipseclp.org\/"},{"key":"5312_CR21","doi-asserted-by":"crossref","unstructured":"Vedula V, Abraham J (2002) FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis, DATE Conf., IEEE Computer Society, Paris, France, p 730\u2013734","DOI":"10.1109\/DATE.2002.998380"},{"key":"5312_CR22","doi-asserted-by":"crossref","unstructured":"Viilukas T, Raik J, Jenihhin M, Ubar R, Krivenko A (2010) Constraint-based test pattern generation at the register-transfer level, 13th IEEE DDECS Symposium, IEEE Computer Society, Vienna, Austria, p 352\u2013357","DOI":"10.1109\/DDECS.2010.5491752"},{"key":"5312_CR23","unstructured":"Zhang L, Ghosh I, Hsiao M (2003) Efficient Sequential ATPG for Functional RTL Circuits, Int. Test Conf., IEEE, Charlotte, NC, USA, p 290\u2013298"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5312-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5312-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5312-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T16:32:40Z","timestamp":1562085160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5312-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,13]]},"references-count":23,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["5312"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5312-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2012,7,13]]}}}