{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:24:06Z","timestamp":1648592646254},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2012,9,7]],"date-time":"2012-09-07T00:00:00Z","timestamp":1346976000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s10836-012-5324-1","type":"journal-article","created":{"date-parts":[[2012,9,6]],"date-time":"2012-09-06T04:18:19Z","timestamp":1346905099000},"page":"585-597","source":"Crossref","is-referenced-by-count":0,"title":["A Built-in Self-Test Scheme for Memory Interfaces Timing Test and Measurement"],"prefix":"10.1007","volume":"28","author":[{"given":"Hyun Jin","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,9,7]]},"reference":[{"key":"5324_CR1","volume-title":"CMOS circuit design, layout and simulation","author":"RJ Baker","year":"1998","unstructured":"Baker RJ, Li HW, Boyce DE (1998) CMOS circuit design, layout and simulation. Wiley, New York"},{"key":"5324_CR2","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital systems engineering","author":"WJ Dally","year":"1998","unstructured":"Dally WJ, Poulton JW (1998) Digital systems engineering. Cambridge University Press, Cambridge"},{"key":"5324_CR3","unstructured":"DDR2 SDRAM specification (2006). In: JEDEC JESD79-2C. JEDEC Solid State Technology Association"},{"key":"5324_CR4","unstructured":"Huang CC, Oh KS, Rajan S (2001) The interconnect design and analysis of RAMBUS memory channel. In: Proceedings of ASME IPACK2001, IPACK2001-15531"},{"issue":"11","key":"5324_CR5","doi-asserted-by":"crossref","first-page":"1579","DOI":"10.1109\/TVLSI.2008.2005522","volume":"17","author":"C Jia","year":"2009","unstructured":"Jia C, Milor L (2009) A DLL design for testing I\/O setup and hold times. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(11):1579\u20131592","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1","key":"5324_CR6","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MDT.2006.23","volume":"23","author":"DC Keezer","year":"2006","unstructured":"Keezer DC, Minier D, Ducharme P (2006) Source-synchronous testing of multilane PCI express and hypertransport buses. IEEE Des Test Comput 23(1):46\u201357","journal-title":"IEEE Des Test Comput"},{"key":"5324_CR7","doi-asserted-by":"crossref","unstructured":"Kim H, Chung J, Abraham J, Byun E, Woo C-J (2010) A built-in self-test scheme for high speed I\/O using cycle-by-cycle edge control. In: Proc. European test sympo., pp 145\u2013150","DOI":"10.1109\/ETSYM.2010.5512766"},{"issue":"3","key":"5324_CR8","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1049\/iet-cdt:20060133","volume":"1","author":"B Laquai","year":"2007","unstructured":"Laquai B, Braun M, Walther S, Schulze G (2007) Flexible and scalable methodology for testing high-speed source synchronous interfaces on automated test equipment (ATE) with multiple fixed phase capture and compare. IET Comput Digit Tec 1(3):154\u2013158","journal-title":"IET Comput Digit Tec"},{"key":"5324_CR9","doi-asserted-by":"crossref","unstructured":"Mahapatra NR, Venkatrao B (1999) The processor-memory bottleneck: problems and solutions. In: ACM crossroad, http:\/\/www.acm.org\/crossroads\/xrds5-3\/pmgap.html","DOI":"10.1145\/357783.331677"},{"issue":"4","key":"5324_CR10","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/MDT.2004.42","volume":"21","author":"TM Mak","year":"2004","unstructured":"Mak TM, Tripp M, Meixner A (2004) Testing Gbps interfaces without a gigahertz tester. IEEE Des Test Comput 21(4):278\u2013286","journal-title":"IEEE Des Test Comput"},{"key":"5324_CR11","doi-asserted-by":"crossref","first-page":"1482","DOI":"10.1109\/4.340421","volume":"29","author":"MM","year":"1994","unstructured":"MM et al (1994) A 200MHz 13 mm 2-D DCT macrocell using senseamplifying pipeline flip-flop scheme. IEEE J Solid-State Circuits 29:1482\u20131490","journal-title":"IEEE J Solid-State Circuits"},{"issue":"11","key":"5324_CR12","doi-asserted-by":"crossref","first-page":"1846","DOI":"10.1109\/JSSC.2003.818295","volume":"38","author":"H Muljono","year":"2003","unstructured":"Muljono H, Lee B-T, Tian Y, Wang Y, Atha M, Huang T, Adachi M, Rusu S (2003) A 400-MT\/s 6.4-GB\/s multiprocessor bus interface. IEEE J Solid-State Circuits 38(11):1846\u20131856","journal-title":"IEEE J Solid-State Circuits"},{"key":"5324_CR13","unstructured":"Provost B, Huang T, Lim CH, Tian K, Bashir M, Atha M, Muhtaroglu A, Zhao C, Muljono H (2004) AC IO loopback design for high speed uProcessor IO test. In: Proc. int. test conf., pp 23\u201330"},{"key":"5324_CR14","doi-asserted-by":"crossref","unstructured":"Sivaram AT, Shimanouchi M, Maassen H, Jackson R (2004) Tester architecture for the source synchronous bus. In: Proc. int. test conf., pp 738\u2013747","DOI":"10.1109\/TEST.2004.1387336"},{"key":"5324_CR15","doi-asserted-by":"crossref","unstructured":"Sunter SK, Nadeau-Dostie B (2002) Complete, contactless I\/O testing\u2014reaching the boundary in minimizing digital IC testing cost. In: Proc. int. test conf., pp 446\u2013455","DOI":"10.1109\/TEST.2002.1041794"},{"issue":"2","key":"5324_CR16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/54.211525","volume":"10","author":"R Treur","year":"1993","unstructured":"Treur R, Agarwal VK (1993) Built-in self-diagnosis for repairable embedded RAMs. IEEE Des Test Comput 10(2):24\u201333","journal-title":"IEEE Des Test Comput"},{"key":"5324_CR17","doi-asserted-by":"crossref","unstructured":"Tripp M, Mak TM, Meixner A (2003) Elimination of traditional functional testing of interface timings at Intel. In: Proc. int. test conf., pp 1014\u20131022","DOI":"10.1109\/TEST.2003.1271089"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5324-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5324-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5324-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T13:43:16Z","timestamp":1562161396000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5324-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,7]]},"references-count":17,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["5324"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5324-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9,7]]}}}