{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T22:23:05Z","timestamp":1648851785823},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T00:00:00Z","timestamp":1349740800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1007\/s10836-012-5332-1","type":"journal-article","created":{"date-parts":[[2012,10,8]],"date-time":"2012-10-08T12:17:25Z","timestamp":1349698645000},"page":"869-875","source":"Crossref","is-referenced-by-count":0,"title":["Data-Driven DPPM Estimation and Adaptive Fault Coverage Calibration Using MATLAB\u00ae"],"prefix":"10.1007","volume":"28","author":[{"given":"Kanad","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,10,9]]},"reference":[{"issue":"1","key":"5332_CR1","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/JSSC.1982.1051686","volume":"17","author":"VD Agrawal","year":"1982","unstructured":"Agrawal VD, Seth SC, Agrawal P (1982) Fault coverage requirement in production testing of LSI circuits. IEEE J Solid State Circuits 17(1):57\u201361","journal-title":"IEEE J Solid State Circuits"},{"key":"5332_CR2","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer"},{"issue":"5","key":"5332_CR3","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/MDT.2009.118","volume":"26","author":"KM Butler","year":"2009","unstructured":"Butler KM, Carulli JM Jr, Saxena J, Nahar A, Daasch WR (2009) Multidimensional test escape rate modeling. IEEE Des Test Comput 26(5):74\u201382","journal-title":"IEEE Des Test Comput"},{"key":"5332_CR4","doi-asserted-by":"crossref","unstructured":"Chakraborty K (2010) \u201cA MATLAB\u00ae based technique for defect level estimation using data mining of test fallout data versus fault coverage.\u201d Proc. IEEE International Symposium on Quality Electronic Design (ISQED), pp. 418\u2013421","DOI":"10.1109\/ISQED.2010.5450545"},{"key":"5332_CR5","doi-asserted-by":"crossref","unstructured":"Hirase J, Hamada M (1994) \u201cThe effect of fault detection by IDDQ measurement for CMOS VLSIs.\u201d Proc. Asian Test Symposum, pp. 144\u2013149","DOI":"10.1109\/ATS.1994.367239"},{"key":"5332_CR6","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Singh A, Glotter D, Esposito M, Carulli Jr. JM, Nahar A, Butler KM, Appello D, Portelli C (2010) \u201cAdapting to adaptive testing.\u201d Proc. Design Automation and Test in Europe Conference (DATE), pp. 556\u2013561","DOI":"10.1109\/DATE.2010.5457143"},{"key":"5332_CR7","unstructured":"MATLAB\u00ae Online Reference Manual, www.mathworks.com , accessed on April 7, 2012"},{"key":"5332_CR8","doi-asserted-by":"crossref","first-page":"731","DOI":"10.1016\/S0026-2714(99)00094-3","volume":"39","author":"CJ McDonald","year":"1999","unstructured":"McDonald CJ (1999) Tutorial paper: new tools for yield improvement in integrated circuit manufacturing: can they be applied to reliability? Microelectron Reliab (Elsevier) 39:731\u2013739","journal-title":"Microelectron Reliab (Elsevier)"},{"key":"5332_CR9","unstructured":"Mohanty A. Indian Institute of Science, Bangalore, India, personal communication on MATLAB\u00ae algorithms"},{"issue":"12","key":"5332_CR10","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/PROC.1964.3442","volume":"52","author":"BT Murphy","year":"1964","unstructured":"Murphy BT (1964) Cost-size optima of monolithic integrated circuits. Proc IEEE 52(12):1537\u20131545","journal-title":"Proc IEEE"},{"key":"5332_CR11","unstructured":"Seeds RB (1967) Yield, economic, and logistical models for complex digital arrays. IEEE Int Conv Rec Part 6, pp. 60\u201361"},{"key":"5332_CR12","unstructured":"Spica M. Cypress Semiconductor, USA, personal communication on defect distribution and systematic defect coefficients in industrial wafers"},{"issue":"7","key":"5332_CR13","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/T-ED.1973.17719","volume":"20","author":"CH Stapper","year":"1973","unstructured":"Stapper CH (1973) Defect density distribution for LSI yield calculations. IEEE Trans Electron Devices 20(7):655\u2013657","journal-title":"IEEE Trans Electron Devices"},{"issue":"3","key":"5332_CR14","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1147\/rd.203.0228","volume":"20","author":"CH Stapper","year":"1976","unstructured":"Stapper CH (1976) LSI yield modeling and process monitoring. IBM J Res Dev 20(3):228\u2013234","journal-title":"IBM J Res Dev"},{"key":"5332_CR15","volume-title":"Reference manual","author":"TurboFault","year":"2010","unstructured":"TurboFault (2010) Reference manual. SynTest Technologies, Sunnyvale"},{"issue":"4","key":"5332_CR16","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCAD.1986.1270225","volume":"CAD-5","author":"DMH Walker","year":"1986","unstructured":"Walker DMH, Director SW (1986) VLASIC: a catastrophic fault yield simulator for integrated circuits. IEEE Trans Comput Aided Des Circ Syst CAD-5(4):541\u2013556","journal-title":"IEEE Trans Comput Aided Des Circ Syst"},{"issue":"12","key":"5332_CR17","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","volume":"C-30","author":"TW Williams","year":"1981","unstructured":"Williams TW, Brown NC (1981) Defect level as a function of fault coverage. IEEE Trans Comput C-30(12):987\u2013988","journal-title":"IEEE Trans Comput"},{"key":"5332_CR18","unstructured":"Zachariah ST, Chakravarty S (1999) A comparative study of pseudo stuck-at and leakage fault model. Proc. International Conference on VLSI Design, pp. 91\u201394"},{"key":"5332_CR19","unstructured":"Zhao G-N (1996) Analog design-for-testability for analog\/mixed-signal ASICs. Proc. International Conference on ASIC, pp. 404\u2013408"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5332-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-012-5332-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-012-5332-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,4]],"date-time":"2019-07-04T13:42:32Z","timestamp":1562247752000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-012-5332-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,9]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["5332"],"URL":"https:\/\/doi.org\/10.1007\/s10836-012-5332-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10,9]]}}}