{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T09:59:15Z","timestamp":1649152755128},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1007\/s10836-013-5352-5","type":"journal-article","created":{"date-parts":[[2013,2,22]],"date-time":"2013-02-22T01:04:32Z","timestamp":1361495072000},"page":"103-114","source":"Crossref","is-referenced-by-count":2,"title":["Eliminating the Timing Penalty of Scan"],"prefix":"10.1007","volume":"29","author":[{"given":"Ozgur","family":"Sinanoglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,2,23]]},"reference":[{"key":"5352_CR1","doi-asserted-by":"crossref","unstructured":"Abramovici M, Kulikowski JJ, Roy RK (1991) The best flip-flops to scan. In: Proc. international test conference, pp 166\u2013173","DOI":"10.1109\/TEST.1991.519507"},{"issue":"2","key":"5352_CR2","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.2032","volume":"5","author":"VD Agrawal","year":"1988","unstructured":"Agrawal VD, Cheng K-T, Johnson DD, Lin ST (1988) Designing circuits with partial scan. IEEE Des Test Comput 5(2):8\u201315","journal-title":"IEEE Des Test Comput"},{"key":"5352_CR3","doi-asserted-by":"crossref","unstructured":"Ashar P, Malik S (1994) Implicit computation of minimum-cost feedback-vertex sets for partial scan and other applications. In: Proc. design automation conference, pp 77\u201380","DOI":"10.1145\/196244.196283"},{"key":"5352_CR4","doi-asserted-by":"crossref","unstructured":"Boppana V, Fuchs WK (1996) Partial scan design based on state transition modeling. In: Proc. international test conference, pp 538\u2013547","DOI":"10.1109\/TEST.1996.557079"},{"key":"5352_CR5","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory & mixed-signal vlsi circuits. Springer"},{"key":"5352_CR6","doi-asserted-by":"crossref","unstructured":"Chakradhar ST, Balakrishnan A, Agrawal VD (1994) An exact algorithm for selecting partial scan flip-flops. In: Proc. 31st design automation conference, pp 81\u201386","DOI":"10.1145\/196244.196285"},{"key":"5352_CR7","doi-asserted-by":"crossref","unstructured":"Chakradhar ST, Dey S (1994) Resynthesis and retiming for optimum partal scan. In: Proc. 31st design automation conf, pp 87\u201393","DOI":"10.1145\/196244.196288"},{"issue":"2","key":"5352_CR8","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/54.386002","volume":"12","author":"K-T Cheng","year":"1995","unstructured":"Cheng K-T (1995) Single clock partial scan. IEEE Des Test Comput 12(2):24\u201331","journal-title":"IEEE Des Test Comput"},{"issue":"4","key":"5352_CR9","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K-T Cheng","year":"1990","unstructured":"Cheng K-T, Agrawal VD (1990) A partial scan method for sequential circuits with feedback. IEEE Trans Comput 39(4):544\u2013548","journal-title":"IEEE Trans Comput"},{"key":"5352_CR10","doi-asserted-by":"crossref","unstructured":"Chickermane V, Patel JH (1990) An optimization based approach to the partial scan design problem. In: Proc. international test conference, pp 377\u2013386","DOI":"10.1109\/TEST.1990.114045"},{"key":"5352_CR11","doi-asserted-by":"crossref","unstructured":"Chickermane V, Patel JH (1991) A fault oriented partial scan design approach. In: Proc. international conference on computer-aided design, pp 400\u2013403","DOI":"10.1109\/ICCAD.1991.185287"},{"key":"5352_CR12","volume-title":"Synthesis and optimization of digital circuits","author":"G Micheli De","year":"1994","unstructured":"De Micheli G (1994) Synthesis and optimization of digital circuits. McGraw-Hill, New York"},{"issue":"4","key":"5352_CR13","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/12.54846","volume":"39","author":"RM Gupta","year":"1990","unstructured":"Gupta RM, Breuer A (1990) The ballast methodology for structured partial scan design. IEEE Trans Comput 39(4):538\u2013544","journal-title":"IEEE Trans Comput"},{"key":"5352_CR14","unstructured":"Hardware implementations of ecrypt stream ciphers (2012) VHDL code available from http:\/\/eeweb.poly.edu\/faculty\/karri\/stream_ciphers\/index.html . Accessed 15 Feb 2012"},{"key":"5352_CR15","doi-asserted-by":"crossref","unstructured":"Higami Y, Kajihara S, Kinoshita K (1995) Test sequence compaction by reduced scan shift and retiming. In: Proc. 4th Asian test symp, pp 169\u2013175","DOI":"10.1109\/ATS.1995.485333"},{"key":"5352_CR16","doi-asserted-by":"crossref","unstructured":"Hsiao MS, Saund GS, Rudnick EM, Patel JH (1998) Partial scan selection based on dynamic reachability and observability information. In: Proc. international conference on VLSI design, pp 174\u2013180","DOI":"10.1109\/ICVD.1998.646598"},{"key":"5352_CR17","unstructured":"Jou J-Y, Cheng K-T (1991) Timing-driven partial scan. In: Proc. international conference on computer-aided design, pp 404\u2013407"},{"issue":"1","key":"5352_CR18","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/12.481488","volume":"45","author":"D Kagaris","year":"1996","unstructured":"Kagaris D, Tragoudas S (1996) Retiming-based partial scan. IEEE Trans Comput 45(1):74\u201387","journal-title":"IEEE Trans Comput"},{"issue":"7","key":"5352_CR19","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1109\/TCAD.2002.1013894","volume":"21","author":"P Kalla","year":"2002","unstructured":"Kalla P, Ciesielski M (2002) A comprehensive approach to the partial scan problem using implicit state enumeration. IEEE Trans Comput Aided Des Integr Circ Syst 21(7):810\u2013826","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"5352_CR20","doi-asserted-by":"crossref","unstructured":"Khan O, Bushnell ML, Devanathan SK, Agrawal VD (2007) SPARTAN: A spectral and information theoretic approach to partial scan. In: Proc. international test conference. Paper 21.1","DOI":"10.1109\/TEST.2007.4437620"},{"key":"5352_CR21","unstructured":"Kim KS, Kime CR (1990) Partial scan by use of empirical testability. In: Proc. international conference on computer-aided design, pp 314\u2013317"},{"key":"5352_CR22","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1007\/BF00137392","volume":"1","author":"A Kunzmann","year":"1990","unstructured":"Kunzmann A, Wunderlich HJ (1990) An analytical approach to the partial scan design problem. J Electron Test Theory Appl 1:163\u2013174","journal-title":"J Electron Test Theory Appl"},{"key":"5352_CR23","unstructured":"Lee DH, Reddy SM (1990) On determining scan flip-flops in partial-scan designs. In: Proc. international conference on computer-aided design, pp 322\u2013325"},{"key":"5352_CR24","unstructured":"Leiserson CE, Rose F, Saxe JB (1983) Optimizing synchronous circuits by retiming. In: Proc. 3rd caltech conf. on VLSI, pp 87\u2013116"},{"key":"5352_CR25","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"Leiserson CE, Saxe JB (1991) Retiming synchronous circuitry. Algorithmica 6:5\u201335","journal-title":"Algorithmica"},{"key":"5352_CR26","unstructured":"Liang H-C, Lee CL (1999) An effective methodology for mixed scan and reset design based on test generation and structure of sequential circuits. In: Proc. 8th Asian test symposium, pp 173\u2013178"},{"key":"5352_CR27","doi-asserted-by":"crossref","unstructured":"Lin X, Pomeranz I, Reddy SM (1999) Full scan fault coverage with partial scan. In: Proc. design automation and test in Europe, pp 468\u2013472","DOI":"10.1145\/307418.307545"},{"key":"5352_CR28","doi-asserted-by":"crossref","unstructured":"Maheshwari N, Sapatnekar SS (1999) Timing analysis and optimization of sequential circuits. Springer","DOI":"10.1007\/978-1-4615-5637-4"},{"key":"5352_CR29","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1007\/BF00993314","volume":"7","author":"PS Parikh","year":"1995","unstructured":"Parikh PS, Abramovici M (1995) Testability-based partial scan analysis. J Electron Test Theory Appl 7:47\u201360","journal-title":"J Electron Test Theory Appl"},{"key":"5352_CR30","unstructured":"Park I, Ha DS, Sim G (1995) A new method for partial scan design based on propagation and justification requirements of faults, pp 413\u2013422"},{"key":"5352_CR31","doi-asserted-by":"crossref","unstructured":"Park J, Shin S, Park S (2000) A partial scan design by unifying structural analysis and testabilities. In: Proc. international symposium on circuits and systems, vol 1, pp 88\u201391","DOI":"10.1109\/ISCAS.2000.857033"},{"key":"5352_CR32","doi-asserted-by":"crossref","unstructured":"Saund GS, Hsiao MS, Patel JH (1997) Partial scan beyond cycle cutting. In: Proc. international symposium on fault-tolerant computing, pp 320\u2013328","DOI":"10.1109\/FTCS.1997.614106"},{"key":"5352_CR33","doi-asserted-by":"crossref","unstructured":"Sharma S, Hsiao MS (2001) Combination of structural and state analysis for partial scan. In: Proc. international conference on VLSI design, pp 134\u2013139","DOI":"10.1109\/ICVD.2001.902652"},{"key":"5352_CR34","doi-asserted-by":"crossref","unstructured":"Sinanoglu O (2012) Eliminating performance penalty of scan. In: Proc. 25th international conf VLSI design, pp 346\u2013351","DOI":"10.1109\/VLSID.2012.95"},{"key":"5352_CR35","doi-asserted-by":"crossref","unstructured":"Sinanoglu O, Agrawal VD (2012) Retiming scan circuit to eliminate timing penalty. In: Proc. 13th Latin American test workshop, pp 137\u2013142","DOI":"10.1109\/LATW.2012.6261252"},{"key":"5352_CR36","unstructured":"Tai S-E, Bhattacharya D (1994) A three-stage partial scan design method using the sequential circuit flow graph. In: Proc. international conference on VLSI design, pp 101\u2013106"},{"key":"5352_CR37","unstructured":"Trischler E (1980) Incomplete scan path with an automatic test generation methodology. In: Proc. international test conference, pp 153\u2013162"},{"key":"5352_CR38","doi-asserted-by":"crossref","unstructured":"Xiang D, Patel JH (1996) A global algorithm for the partial scan design problem using circuit state information. In: Proc. international test conference, pp 548\u2013557","DOI":"10.1109\/TEST.1996.557081"},{"issue":"3","key":"5352_CR39","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/TC.2004.1261835","volume":"53","author":"D Xiang","year":"2004","unstructured":"Xiang D, Patel JH (2004) Partial scan design based on circuit state information and functional analysis. IEEE Trans Comput 53(3):276\u2013287","journal-title":"IEEE Trans Comput"},{"key":"5352_CR40","doi-asserted-by":"crossref","unstructured":"Xiang D, Venkataraman S, Fuchs WK, Patel JH (1996) Partial scan design based on circuit state information. In: Proc. design automation conference, pp 807\u2013812","DOI":"10.1145\/240518.240670"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5352-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5352-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5352-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,10]],"date-time":"2019-07-10T00:57:48Z","timestamp":1562720268000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5352-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["5352"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5352-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}