{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:48:50Z","timestamp":1747892930700},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,3,21]],"date-time":"2013-03-21T00:00:00Z","timestamp":1363824000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s10836-013-5360-5","type":"journal-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T06:55:54Z","timestamp":1363762554000},"page":"351-366","source":"Crossref","is-referenced-by-count":4,"title":["On the Impact of Performance Faults in Modern Microprocessors"],"prefix":"10.1007","volume":"29","author":[{"given":"Naghmeh","family":"Karimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michail","family":"Maniatakos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandrasekharan","family":"Tirumurti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,3,21]]},"reference":[{"key":"5360_CR1","doi-asserted-by":"crossref","unstructured":"Jouppi NP (1990) Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: International symposium on computer architecture, pp 364\u2013373","DOI":"10.1145\/325096.325162"},{"key":"5360_CR2","unstructured":"Kroft D (1981) Lookup-free instruction fetch\/prefetch cache organization. In: International symposium on computer architecture, pp 81\u201387"},{"key":"5360_CR3","unstructured":"McFarling S (1993) Combining branch predictors, Tech. Rep. TR TN-36"},{"key":"5360_CR4","doi-asserted-by":"crossref","unstructured":"Sprangle E, Chappell R, Alsup Ms, Patt Y (1997) The agree predictor: a mechanism for reducing negative branch history interference. In: International symposium on computer architecture, pp 284\u2013291","DOI":"10.1145\/384286.264210"},{"key":"5360_CR5","doi-asserted-by":"crossref","unstructured":"Wang K, Franklin M (1997) Highly accurate data value prediction using hybrid predictors. In: International symposium on microarchitecture, pp 281\u2013290","DOI":"10.1109\/MICRO.1997.645819"},{"key":"5360_CR6","unstructured":"Yeh TY, Patt YN (1992) Alternative implementations of two-level adaptive branch prediction. In: International symposium on computer architecture, pp 124\u2013134"},{"key":"5360_CR7","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/ISPASS.2006.1620790","volume-title":"International symposium on performance analysis of systems and software","author":"GH Loh","year":"2006","unstructured":"Loh GH (2006) Revisiting the performance impact of branch predictor latencies. In: International symposium on performance analysis of systems and software. IEEE Computer Society, Los Alamitos, pp 59\u201369"},{"key":"5360_CR8","doi-asserted-by":"crossref","unstructured":"Hao E, Chang PY, Patt YN (1994) The effect of speculatively updating branch history on branch prediction accuracy, revisited. In: International symposium on microarchitecture, pp 228\u2013232","DOI":"10.1145\/192724.192756"},{"key":"5360_CR9","unstructured":"Jimenez DA (2002) Delay-sensitive branch predictors for future technologies, Ph.D. thesis, University Texas at Austin"},{"key":"5360_CR10","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/ICCD.2003.1240894","volume-title":"International conference on computer design","author":"S Almukhaizim","year":"2003","unstructured":"Almukhaizim S, Verdel T, Makris Y (2003) Cost-effective graceful degradation in speculative processor subsystems: the branch prediction case. In: International conference on computer design. IEEE Computer Society, Los Alamitos, pp 194\u2013197"},{"key":"5360_CR11","doi-asserted-by":"crossref","unstructured":"Almukhaizim S, Petrov P, Orailoglu A (2001) Low-cost, software-based self-test methodologies for performance faults in processor control subsystems. In: Custom integrated circuits conference, pp 263\u2013266","DOI":"10.1109\/CICC.2001.929769"},{"key":"5360_CR12","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/ATS.2001.990303","volume-title":"Asian test symposium","author":"S Almukhaizim","year":"2001","unstructured":"Almukhaizim S, Petrov P, Orailoglu A (2001) Faults in processor control subsystems: testing correctness and performance faults in the data prefetching unit. In: Asian test symposium. IEEE Computer Society, Los Alamitos, pp 319\u2013324"},{"key":"5360_CR13","doi-asserted-by":"crossref","unstructured":"Gizopoulos D, Paschalis A, Zorian Y (2004) Embedded processor-based self-test. Kluwer","DOI":"10.1007\/978-1-4020-2801-4"},{"key":"5360_CR14","doi-asserted-by":"crossref","unstructured":"Hatzimihail M, Psarakis M, Gizopoulos D, Paschalis A (2007) A methodology for detecting performance faults in microprocessors via performance monitoring hardware. In: International test conference, pp 1\u201310","DOI":"10.1109\/TEST.2007.4437646"},{"key":"5360_CR15","doi-asserted-by":"crossref","unstructured":"Sanchez E, Reorda MS, Tonda (2011) On the functional test of branch prediction units based on branch history table. In: International conference on VLSI and system-on-chip, pp 278\u2013283","DOI":"10.1109\/VLSISoC.2011.6081650"},{"key":"5360_CR16","doi-asserted-by":"crossref","unstructured":"Bernardi P, Ciganda L, Grosso M, Sanchez E, Sonza Reorda M (2012) A SBST strategy to test microprocessors\u2019 branch target buffer. In: International symposium on design and diagnostics of electronic circuits & systems, pp 306\u2013311","DOI":"10.1109\/DDECS.2012.6219079"},{"key":"5360_CR17","unstructured":"Sato T (1998) First step to combining control and data speculation. In: International workshop on innovative architecture, pp 53\u201360"},{"key":"5360_CR18","doi-asserted-by":"crossref","unstructured":"Gonzalez J, Gonzalez A (1998) The potential of data value speculation to boost ILP. In: International conference on supercomputing, pp 21\u201328","DOI":"10.1145\/277830.277840"},{"key":"5360_CR19","doi-asserted-by":"crossref","unstructured":"Karimi N, Maniatakos M, Makris Y, Jas A (2008) On the correlation between controller faults and instruction-level errors in modern microprocessors. In: International test conference, pp 24.1.1\u201324.1.10","DOI":"10.1109\/TEST.2008.4700613"},{"key":"5360_CR20","doi-asserted-by":"crossref","unstructured":"Wang NJ, Quek J, Rafacz TM, Patel SJ (2004) Characterizing the effects of transient faults on a high-performance processor pipeline. In: International conference on dependable systems and networks, pp 61\u201370","DOI":"10.1109\/DSN.2004.1311877"},{"issue":"2","key":"5360_CR21","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1145\/1273440.1250719","volume":"35","author":"NJ Wang","year":"2007","unstructured":"Wang NJ, Mahesri A, Patel SJ (2007) Examining ACE analysis reliability estimates using fault-injection. SIGARCH Comput Archit News 35(2):460\u2013469","journal-title":"SIGARCH Comput Archit News"},{"key":"5360_CR22","unstructured":"Burger D, Austin TM, Bennett S (1996) Evaluating future microprocessors: the simplescalar tool set, Tech. Rep CS-TR-1996-1308"},{"key":"5360_CR23","volume-title":"Computer architecture: a quantitative approach","author":"JL Hennessy","year":"2003","unstructured":"Hennessy JL, Patterson DA (2003) Computer architecture: a quantitative approach, 3rd edn. Morgan Kaufmann, San Francisco, CA","edition":"3"},{"key":"5360_CR24","unstructured":"Wang NJ, Patel SJ (2005) Restore: symptom based soft error detection in microprocessors. In: International conference on dependable systems and networks, pp 30\u201339"},{"key":"5360_CR25","unstructured":"Maniatakos M, Karimi N, Tirumurti C, Jas A, Makris Y (2009) Instruction-level impact comparison of RT- vs. gate-level faults in a modern microprocessor controller. In: VLSI test symposium, pp 9\u201314"},{"issue":"6","key":"5360_CR26","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/TVLSI.2008.2000254","volume":"16","author":"JC Baraza","year":"2008","unstructured":"Baraza JC, Gracia J, Blanc S, Gil D, Gil PJ (2008) Enhancement of fault injection techniques based on the modification of VHDL code. IEEE Trans VLSI 16(6):693\u2013706","journal-title":"IEEE Trans VLSI"},{"key":"5360_CR27","doi-asserted-by":"crossref","unstructured":"Karimi N, Maniatakos M, Tirumurti C, Jas A, Makris Y (2009) Impact analysis of performance faults in modern microprocessors. In: International conference on computer design, pp 91\u201396","DOI":"10.1109\/ICCD.2009.5413171"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5360-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5360-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5360-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T04:26:43Z","timestamp":1562819203000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5360-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,21]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["5360"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5360-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,21]]}}}