{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:46:40Z","timestamp":1760888800441},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2013,5,12]],"date-time":"2013-05-12T00:00:00Z","timestamp":1368316800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1007\/s10836-013-5380-1","type":"journal-article","created":{"date-parts":[[2013,5,11]],"date-time":"2013-05-11T00:07:12Z","timestamp":1368230832000},"page":"585-600","source":"Crossref","is-referenced-by-count":3,"title":["A Cost-efficient Input Vector Monitoring Concurrent On-line BIST Scheme Based on Multilevel Decoding Logic"],"prefix":"10.1007","volume":"29","author":[{"given":"Tie-Bin","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng-Zhu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng-Xia","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Sheng","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai-Ming","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,5,12]]},"reference":[{"key":"5380_CR1","doi-asserted-by":"crossref","DOI":"10.1109\/9780470544389","volume-title":"Digital systems testing and testable design","author":"M Abramovici","year":"1994","unstructured":"Abramovici M, Breuer M, Friedman A (1994) Digital systems testing and testable design. Wiley, New York"},{"issue":"4","key":"5380_CR2","doi-asserted-by":"crossref","first-page":"1106","DOI":"10.1109\/TIM.2006.876523","volume":"55","author":"S Biswas","year":"2006","unstructured":"Biswas S, Das SR, Petriu EM (2006) Space compactor design in VLSI circuits based on graph theoretic concepts. IEEE Trans Instrum Meas 55(4):1106\u20131118","journal-title":"IEEE Trans Instrum Meas"},{"issue":"8","key":"5380_CR3","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1109\/43.712101","volume":"17","author":"CA Chen","year":"1998","unstructured":"Chen CA, Gupta SK (1998) Efficient BIST TPG design and test set compaction via input reduction. IEEE Trans Comput Aided Des Integr Circuits Syst 17(8):692\u2013705","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5380_CR4","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1109\/TCAD.2002.807890","volume":"22","author":"J-J Chen","year":"2003","unstructured":"Chen J-J, Yang C-K, Lee K-J (2003) Test pattern generation and clock disabling for simultaneous test time and power reduction. IEEE Trans Comput Aided Des Integr Circuits Syst 22(3):363\u2013370","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5380_CR5","doi-asserted-by":"crossref","unstructured":"Drineas P, Makris Y (2003) Concurrent fault detection in random combinational logic. In: International symposium on quality of electronic design (ISQED), pp 425\u2013430","DOI":"10.1109\/ISQED.2003.1194770"},{"issue":"6","key":"5380_CR6","doi-asserted-by":"crossref","first-page":"1729","DOI":"10.1109\/TIM.2003.818733","volume":"52","author":"P Drineas","year":"2003","unstructured":"Drineas P, Makris Y (2003) SPaRe: selective partial replication for concurrent fault-detection in FSMs. IEEE Trans Instrum Meas 52(6):1729\u20131737","journal-title":"IEEE Trans Instrum Meas"},{"issue":"3","key":"5380_CR7","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"M Hansen","year":"1999","unstructured":"Hansen M, Yalcin H, Hayes JP (1999) Unveiling the ISCAS-85 Benchmarks: A case study in reverse engineering. IEEE Design and Test 16(3):72\u201380. http:\/\/www.eecs.umich.edu\/~jhayes . Accessed 27 Sep 2012","journal-title":"IEEE Design and Test"},{"issue":"220","key":"5380_CR8","first-page":"671","volume":"1993","author":"S Kirkpatrick","year":"1993","unstructured":"Kirkpatrick S (1993) Optimization by simulated annealing. Science 1993(220):671\u2013680","journal-title":"Science"},{"key":"5380_CR9","doi-asserted-by":"crossref","unstructured":"Kochte MA, Zoellin C, Wunderlich HJ (2009) Concurrent self-test with partially specified patterns for low test latency and overhead. In: IEEE European test symposium (ETS), pp 53\u201358","DOI":"10.1109\/ETS.2009.26"},{"issue":"26","key":"5380_CR10","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1007\/s10836-010-5167-6","volume":"2010","author":"MA Kochte","year":"2010","unstructured":"Kochte MA, Zoellin C, Wunderlich HJ (2010) Efficient concurrent self-test with partially specified patterns. J Electron Test 2010(26):581\u2013594. doi:10.1007\/s10836-010-5167-6","journal-title":"J Electron Test"},{"key":"5380_CR11","unstructured":"Lee HK, Ha DS (1993) On the generation of test patterns for combinational circuits. Dept Elect Eng, Virginia Polytechnic Inst State Univ, Blacksburg, Virginia, Tech Rep, pp 12\u201393"},{"key":"5380_CR12","unstructured":"Sharma R , Saluja K (1988) An implementation and analysis of a concurrent built-in self-test technique. In: 18th international symposium on Fault-Tolerant Computing (FTCS), pp 164\u2013169"},{"issue":"1","key":"5380_CR13","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1155\/1993\/34963","volume":"1","author":"R Sharma","year":"1993","unstructured":"Sharma R, Saluja KK (1993) Theory, analysis and implementation of an on-line BIST technique. VLSI Design 1(1):9\u201322","journal-title":"VLSI Design"},{"key":"5380_CR14","unstructured":"Saluja KK, Sharma R, Kime C (1987) Concurrent comparative testing using BIST resources. In: Proceedings IEEE international conference on computer-aided design (ICCAD), pp 336\u2013337"},{"issue":"12","key":"5380_CR15","doi-asserted-by":"crossref","first-page":"1250","DOI":"10.1109\/43.16803","volume":"7","author":"KK Saluja","year":"1988","unstructured":"Saluja KK, Sharma R, Kime CR (1988) A concurrent testing technique for digital circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 7(12):1250\u20131260","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"2","key":"5380_CR16","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/TDSC.2005.16","volume":"2","author":"I Voyiatzis","year":"2005","unstructured":"Voyiatzis I, Halatsis C (2005) A low cost concurrent BIST scheme for increased dependability. IEEE Trans Depend Secure Comput 2(2):150\u2013156","journal-title":"IEEE Trans Depend Secure Comput"},{"issue":"1","key":"5380_CR17","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/TR.2004.842091","volume":"54","author":"I Voyiatzis","year":"2005","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D et al (2005) A concurrent built-in self test architecture based on a self-testing RAM. IEEE Trans Reliab 54(1):69\u201378","journal-title":"IEEE Trans Reliab"},{"key":"5380_CR18","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Gizopoulos D, Paschalis A et al (2005) A concurrent BIST scheme for on-line\/off-line testing based on a pre-computed test set. In: Proceedings IEEE international test conference (ITC), pp 1118\u20131125","DOI":"10.1109\/TEST.2005.1584079"},{"issue":"8","key":"5380_CR19","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1109\/TC.2008.49","volume":"57","author":"I Voyiatzis","year":"2008","unstructured":"Voyiatzis I, Paschalis A, Gizopoulos D et al (2008) An input vector monitoring concurrent BIST architecture based on a precomputed test set. IEEE Trans Comput 57(8):1012\u20131022","journal-title":"IEEE Trans Comput"},{"key":"5380_CR20","unstructured":"Voyiatzis I, Gizopoulos D, Paschalis A (2008) A Concurrent BIST scheme exploiting don\u2019t care values. In: Proceedings 16th IFIP\/IEEE international conference on very large scale integration (VLSI-SOC), pp 581\u2013588"},{"key":"5380_CR21","doi-asserted-by":"crossref","unstructured":"Voyiatzis I, Gizopoulos D, Paschalis A (2009) An input vector monitoring concurrent BIST scheme exploiting \u201dX\u201d values. In: Proceedings IEEE international on-line test symposium (IOLTS), pp 206\u2013207","DOI":"10.1109\/IOLTS.2009.5196015"},{"key":"5380_CR22","unstructured":"Voyiatzis I (2012) Input vector monitoring on-line concurrent BIST based on mutilevel decoding logic. In: Proceedings IEEE design automation and test in europe conference and exhibition (DATE), pp 1251\u20131256"},{"issue":"27","key":"5380_CR23","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/s10836-010-5185-4","volume":"2011","author":"B Zhou","year":"2011","unstructured":"Zhou B, Xiao L-Y, Ye Y-Z et al (2011) Optimization of test power and data volume in BIST scheme based on scan slice overlapping. J Electron Test 2011(27):43\u201356. doi: 10.1007\/s10836-010-5185-4","journal-title":"J Electron Test"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5380-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5380-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5380-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,13]],"date-time":"2019-07-13T13:39:00Z","timestamp":1563025140000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5380-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,12]]},"references-count":23,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,8]]}},"alternative-id":["5380"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5380-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5,12]]}}}