{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:16:41Z","timestamp":1648844201242},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s10836-013-5386-8","type":"journal-article","created":{"date-parts":[[2013,6,6]],"date-time":"2013-06-06T07:21:39Z","timestamp":1370503299000},"page":"383-400","source":"Crossref","is-referenced-by-count":4,"title":["Using Error Correcting Codes Without Speed Penalty in Embedded Memories: Algorithm, Implementation and Case Study"],"prefix":"10.1007","volume":"29","author":[{"given":"Thierry","family":"Bonnoit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,6,7]]},"reference":[{"issue":"4","key":"5386_CR1","doi-asserted-by":"crossref","first-page":"2111","DOI":"10.1109\/TNS.2009.2015312","volume":"56","author":"S Baeg","year":"2009","unstructured":"Baeg S, Wen S, Wong R (2009) SRAM interleaving distance selection with a soft error failure model. IEEE Trans Nucl Sci 56(4):2111\u20132118","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5386_CR2","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1109\/TNS.2007.892119","volume":"54","author":"MA Bajura","year":"2007","unstructured":"Bajura MA, Boulghassoul Y, Naseer R, DasGupta S, Witulski AF, Sondeen J, Stansberry SD, Draper J, Massengill LW, Damoulakis JN (2007) Models and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs. IEEE Trans Nucl Sci 54(4):935\u2013945","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5386_CR3","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann R (2005) Soft errors in advanced computer systems. IEEE Des Test Comput 22(3):258\u2013266","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"5386_CR4","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann RC (2005) Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Reliab 5(3):305\u2013316","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5386_CR5","unstructured":"Blum DR, Delgado-Frias JG (2007) Hardened by design techniques for implementing multiple-bit upset tolerant static memories, Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pp. 2786\u20132789, 27\u201330 May 2007"},{"key":"5386_CR6","unstructured":"Bonnoit T, Nicolaidis M, Zergainoh N (2011) Towards a tool for implementing delay-free ECC in embedded memories, Computer Design (ICCD), 2011 IEEE 29th International Conference on, pp. 441\u2013442, 9\u201312 Oct. 2011"},{"key":"5386_CR7","doi-asserted-by":"crossref","first-page":"189","DOI":"10.4153\/CJM-1960-016-5","volume":"12","author":"RC Bose","year":"1960","unstructured":"Bose RC, Shrikhande SS, Parker ET (1960) Further results on the construction of mutually orthogonal Latin squares and the falsity of Euler\u2019s conjecture. Canad J Math 12:189\u2013203","journal-title":"Canad J Math"},{"issue":"6","key":"5386_CR8","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5386_CR9","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"43","author":"L Chang","year":"2008","unstructured":"Chang L, Montoye RK, Nakamura Y, Batson KA, Eickemeyer RJ, Dennard RH, Haensch W, Jamsek D (2008) An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J Solid State Circuits 43(4):956\u2013963","journal-title":"IEEE J Solid State Circuits"},{"issue":"1","key":"5386_CR10","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/JSSC.2004.837970","volume":"40","author":"J Chang","year":"2005","unstructured":"Chang J, Rusu S, Shoemaker J, Tam S, Huang M, Haque M, Chiu S, Truong K, Karim M, Leong G, Desai K, Goe R, Kulkarni S (2005) A 130-nm triple-Vt 9-MB third-level on-die cache for the 1.7-GHz Itanium\u00ae 2 processor. IEEE J Solid State Circuits 40(1):195\u2013203","journal-title":"IEEE J Solid State Circuits"},{"issue":"12","key":"5386_CR11","doi-asserted-by":"crossref","first-page":"1293","DOI":"10.1109\/71.970564","volume":"12","author":"S-K Chen","year":"2001","unstructured":"Chen S-K, Fuchs WK (2001) Compiler-assisted multiple instruction word retry for VLIW architectures. IEEE Trans Parallel Distrib Syst 12(12):1293\u20131304","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"2","key":"5386_CR12","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"CL Chen","year":"1984","unstructured":"Chen CL, Hsiao MY (1984) Error-correcting codes for semiconductor memory applications: a state-of-the-art review. IBM J Res Dev 28(2):124\u2013134","journal-title":"IBM J Res Dev"},{"key":"5386_CR13","doi-asserted-by":"crossref","unstructured":"Chishti Z, Alameldeen AR, Wilkerson C, Wu W, Lu S-L (2009) Improving cache lifetime reliability at ultra-low voltages. Micro\u201909, December 12\u201316, 2009, New York, NY, USA","DOI":"10.1145\/1669112.1669126"},{"key":"5386_CR14","unstructured":"Datta R, Touba NA (2010) Post-manufacturing ECC customization based on Orthogonal Latin Square codes and its application to ultra-low power caches, Test Conference (ITC), 2010 IEEE International, pp. 1\u20137, 2\u20134 Nov. 2010"},{"key":"5386_CR15","unstructured":"Dixit A, Wood A (2011) The impact of new technology on soft error rates, Reliability Physics Symposium (IRPS), 2011 IEEE International, pp. 5B.4.1\u20135B.4.7, 10\u201314 April 2011"},{"key":"5386_CR16","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1166\/jolpe.2005.007","volume":"1","author":"S Ghosh","year":"2005","unstructured":"Ghosh S, Basu S, Touba NA (2005) Selecting error correcting codes to minimize power in memory checker circuits. J Low Power Electronics 1:63\u201372","journal-title":"J Low Power Electronics"},{"issue":"4","key":"5386_CR17","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/6.833029","volume":"37","author":"K Gray","year":"2000","unstructured":"Gray K (2000) Adding error-correcting circuitry to ASIC memory. IEEE Spectr 37(4):55\u201360","journal-title":"IEEE Spectr"},{"issue":"4","key":"5386_CR18","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","volume":"14","author":"MY Hsiao","year":"1970","unstructured":"Hsiao MY (1970) A class of optimal minimum odd-weight-column SEC-DED codes. IBM J Res Dev 14(4):395\u2013401","journal-title":"IBM J Res Dev"},{"key":"5386_CR19","unstructured":"Ibe E, Chung SS, Wen S, Yamaguchi H, Yahagi Y, Kameyama H, Yamamoto S, Akioka T (2006) Spreading diversity in multi-cell neutron-induced upsets with device scaling, Custom Integrated Circuits Conference, 2006. CICC \u201906. IEEE, pp. 437\u2013444, 10\u201313 Sept. 2006"},{"issue":"7","key":"5386_CR20","doi-asserted-by":"crossref","first-page":"1527","DOI":"10.1109\/TED.2010.2047907","volume":"57","author":"E Ibe","year":"2010","unstructured":"Ibe E, Taniguchi H, Yahagi Y, Shimbo K-i, Toba T (2010) Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans Electron Devices 57(7):1527\u20131538","journal-title":"IEEE Trans Electron Devices"},{"key":"5386_CR21","unstructured":"ITRS: International Technology Roadmap for Semiconductors. In Systedminrivers, 2009. http:\/\/www.itrs.net"},{"issue":"9","key":"5386_CR22","doi-asserted-by":"crossref","first-page":"2543","DOI":"10.1109\/JSSC.2009.2021088","volume":"44","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman SM, Shah JS, Rennie DJ, Sachdev M (2009) Design and analysis of A 5.3-pJ 64-kb gated ground SRAM with multiword ECC. IEEE J Solid State Circuits 44(9):2543\u20132553","journal-title":"IEEE J Solid State Circuits"},{"key":"5386_CR23","unstructured":"JEDEC (2006) Measurement and reporting of alpha particles and terrestrial cosmic ray-induced soft errors in semiconductor devices: JESD89A. JEDEC STANDARD, JEDEC Solid State Technology Association, pp. 1\u201385, No. 89"},{"key":"5386_CR24","unstructured":"Kawakami Y, Hane M, Nakamura H, Yamada T, Kumagai K (2004) Investigation of soft error rate including multi-bit upsets in advanced SRAM using neutron irradiation test and 3D mixed-mode device simulation, Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pp. 945\u2013948, 13\u201315 Dec 2004"},{"issue":"2","key":"5386_CR25","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MDT.2011.35","volume":"28","author":"SE Lee","year":"2011","unstructured":"Lee SE, Yang YS, Choi GS, Wu W, Iyer R (2011) Low-Power, Resilient Interconnection with Orthogonal Latin Squares. IEEE Des Test Comput 28(2):30\u201339","journal-title":"IEEE Des Test Comput"},{"key":"5386_CR26","unstructured":"Lin S, Kim Y-B, Lombardi F (2011) Modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset, Computer Design (ICCD), 2011 IEEE 29th International Conference on, pp. 320\u2013325, 9\u201312 Oct. 2011"},{"key":"5386_CR27","unstructured":"Maiz J, Hareland S, Zhang K, Armstrong P (2003) Characterization of multi-bit soft error events in advanced SRAMs, Electron Devices Meeting, 2003. IEDM \u201903 Technical Digest. IEEE International, pp. 21.4.1\u201321.4.4, 8\u201310 Dec. 2003"},{"issue":"3","key":"5386_CR28","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/TDMR.2005.859577","volume":"5","author":"PJ Meaney","year":"2005","unstructured":"Meaney PJ, Swaney SB, Sanda PN, Spainhower L (2005) IBM z990 soft error detection and recovery. IEEE Trans Device Mater Reliab 5(3):419\u2013427","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5386_CR29","unstructured":"Metra C (2009) Trading off dependability and cost for nanoscale high performance microprocessors: the clock distribution problem. 2009 Workshop on Dependable and Secure Nanocomputing, June 29, 2009, Lisbon Portugal"},{"key":"5386_CR30","unstructured":"Muck M, Javaudin J-P (2005) Advanced OFDM modulators considered in the IST-WINNER framework for future wireless systems, 14th IST Mobile and Wireless Communications Submit"},{"key":"5386_CR31","unstructured":"Nicolaidis M, Bonnoit T, Zergainoh N-E (2011) Eliminating speed penalty in ECC protected memories, Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136, 14\u201318 March 2011"},{"key":"5386_CR32","unstructured":"Ooi CY, Fujiwara H (2006) A new class of sequential circuits with acyclic test generation complexity, Computer Design, 2006. ICCD 2006. International Conference on, pp. 425\u2013431, 1\u20134 Oct. 2007"},{"issue":"6","key":"5386_CR33","doi-asserted-by":"crossref","first-page":"2433","DOI":"10.1109\/TNS.2005.860675","volume":"52","author":"D Radaelli","year":"2005","unstructured":"Radaelli D, Puchner H, Wong S, Daniel S (2005) Investigation of multi-bit upsets in a 150 nm technology SRAM device. IEEE Trans Nucl Sci 52(6):2433\u20132437","journal-title":"IEEE Trans Nucl Sci"},{"key":"5386_CR34","unstructured":"Riedlinger RJ, Bhatia R, Biro L, Bowhill B, Fetzer E, Gronowski P, Grutkowski T (2011) A 32 nm 3.1 billion transistor 12-wide-issue Itanium\u00ae processor for mission-critical servers, Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pp. 84\u201386, 20\u201324 Feb. 2011"},{"key":"5386_CR35","unstructured":"Sahnine C (2009) Architecture de circuit int\u00e9gr\u00e9 reconfigurable, tr\u00e8s haut d\u00e9bit et basse consommation pour le traitement num\u00e9rique de l\u2019OFDM avanc\u00e9. Ph.D. dissertation, Grenoble INP, France"},{"key":"5386_CR36","unstructured":"Sahnine C, Javaudin J-P, Degoulet G, Jahan B (2007) OFDM\/OQAM transceiver implementation, Design and Architectures for Signal and Image Processing (DASIP 2007), Grenoble, France, November 27\u201329, 2007"},{"issue":"11","key":"5386_CR37","doi-asserted-by":"crossref","first-page":"3163","DOI":"10.1109\/JSSC.2009.2032493","volume":"44","author":"ME Sinangil","year":"2009","unstructured":"Sinangil ME, Verma N, Chandrakasan AP (2009) A reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS. IEEE J Solid State Circuits 44(11):3163\u20133173","journal-title":"IEEE J Solid State Circuits"},{"issue":"5","key":"5386_CR38","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"JE Smith","year":"1988","unstructured":"Smith JE, Pleszkun AR (1988) Implementing precise interrupts in pipelined processors. IEEE Trans Comput 37(5):562\u2013573","journal-title":"IEEE Trans Comput"},{"key":"5386_CR39","unstructured":"Tosaka Y, Ehara H, Igeta M, Uemura T, Oka H, Matsuoka N, Hatanaka K (2004) Comprehensive study of soft errors in advanced CMOS circuits with 90\/130 nm technology, Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pp. 941\u2013944, 13\u201315 Dec. 2004"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5386-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5386-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5386-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,14]],"date-time":"2019-07-14T20:09:45Z","timestamp":1563134985000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5386-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["5386"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5386-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}