{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T17:32:59Z","timestamp":1755797579136},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s10836-013-5387-7","type":"journal-article","created":{"date-parts":[[2013,6,6]],"date-time":"2013-06-06T03:01:24Z","timestamp":1370487684000},"page":"341-350","source":"Crossref","is-referenced-by-count":7,"title":["A Preliminary Study about SEU Effects on Programmable Interconnections of SRAM-based FPGAs"],"prefix":"10.1007","volume":"29","author":[{"given":"M.","family":"Alderighi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Casini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"D\u2019Angelo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gravina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Liberali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mancini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Musazzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pastore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sassi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Sorrenti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,6,7]]},"reference":[{"key":"5387_CR1","doi-asserted-by":"crossref","unstructured":"Adell P, Allen G, Swift G, McClure S. Assessing and mitigating radiation effects in Xilinx SRAM FPGAs. In: Proceedings of the 2008 European Conference on Radiation and Its Effects on Components and Systems (RADECS), September 2008, pp 418\u2013424","DOI":"10.1109\/RADECS.2008.5782755"},{"key":"5387_CR2","unstructured":"Aguirre M, Tombs JN, Mu\u00f1oz F, Baena V, Torralba A, Fern\u00e1ndez-Le\u00f3n A, Tortosa F, Gonz\u00e1lez-Guti\u00e9rrez D. An FPGA based hardware emulator for the insertion and analysis of Single Event Upsets in VLSI Designs. In: Proceedings of the Conference on Radiation Effects on Components and Systems (RADECS), Madrid, Spain, Sept. 2004"},{"issue":"4","key":"5387_CR3","doi-asserted-by":"crossref","first-page":"2129","DOI":"10.1109\/TNS.2010.2043855","volume":"57","author":"M Alderighi","year":"2010","unstructured":"Alderighi M, Casini F, D\u2019Angelo S, Mancini M, Merodio Codinachs D, Pastore S, Poivey C, Sechi GR, Sorrenti G, Weigand R (2010) Experimental validation of fault injection analyses by the FLIPPER tool. IEEE Trans Nucl Sci 57(4):2129\u20132134","journal-title":"IEEE Trans Nucl Sci"},{"key":"5387_CR4","doi-asserted-by":"crossref","unstructured":"Antoni L, Leveugle R, Feh\u00e9r B. Using run-time reconfiguration for fault injection in hardware prototypes. In: Proceedings of the 15th Int\u2019l Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 2000, pp 405\u2013413","DOI":"10.1109\/DFTVS.2000.887181"},{"key":"5387_CR5","doi-asserted-by":"crossref","unstructured":"Asadi G, Tahoori, MB. Soft error rate estimation and mitigation for SRAM-based FPGAs. In: Proceeidngs of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, Feb 2005, pp 149\u2013160","DOI":"10.1145\/1046192.1046212"},{"issue":"6","key":"5387_CR6","doi-asserted-by":"crossref","first-page":"2714","DOI":"10.1109\/TNS.2007.910426","volume":"54","author":"H Asadi","year":"2007","unstructured":"Asadi H, Tahoori MB, Mullins B, Kaeli D, Grunlund K (2007) Soft error susceptibility analysis of SRAM-based FPGAs in high-performance information systems. IEEE Trans Nucl Sci 54(6):2714\u20132726","journal-title":"IEEE Trans Nucl Sci"},{"key":"5387_CR7","doi-asserted-by":"crossref","unstructured":"Battezzati N, Sterpone L, Violante, M (2011) Reconfigurable field programmable gate arrays for mission-critical applications, Springer, 1st Edition","DOI":"10.1007\/978-1-4419-7595-9"},{"key":"5387_CR8","doi-asserted-by":"crossref","unstructured":"Beckhoff C, Koch D, Torresen J. The Xilinx Design Language (XDL): tutorial and use cases. Proceedings of the 2011 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), June 2011","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"issue":"4","key":"5387_CR9","doi-asserted-by":"crossref","first-page":"2259","DOI":"10.1109\/TNS.2008.2001422","volume":"55","author":"M Berg","year":"2008","unstructured":"Berg M, Poivey C, Petrick D, Espinosa D, Lesea A, LaBel KA, Friendlich M, Kim H, Phan A (2008) Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: design, test, and analysis. IEEE Trans Nucl Sci 55(4):2259\u20132266","journal-title":"IEEE Trans Nucl Sci"},{"key":"5387_CR10","unstructured":"Bridgford B, Carmichael C, Tseng CW. \u201cSingle-event upset mitigation selection guide\u201d, XAPP 987, 2008, available at http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp987.pdf"},{"key":"5387_CR11","doi-asserted-by":"crossref","unstructured":"Brun R, Rademakers F (Sep 1996) ROOT - an object oriented data analysis framework. Proceedings AIHENP\u201996 Workshop, Lausanne. Nucl Inst Meth Phys Res A 389(1997):81\u201386, see also http:\/\/root.cern.ch\/","DOI":"10.1016\/S0168-9002(97)00048-X"},{"key":"5387_CR12","unstructured":"Caffrey M, Graham P, Johnson E, Wirthlin M. Single-event upsets in SRAM FPGAs. In: Proceedings of Military and Aerospace Applications of Programmable Logic Devices (MAPLD) International Conference, September 2002"},{"key":"5387_CR13","unstructured":"Carmichael C, Fuller E, Fabula J, De Lima F. Proton testing of SEU mitigation methods for the Virtex FPGA. In: Proceedings of Military and Aerospace Applications of Programmable Logic Devices (MAPLD) International Conference, Sept. 2001"},{"issue":"6","key":"5387_CR14","doi-asserted-by":"crossref","first-page":"2210","DOI":"10.1109\/23.983197","volume":"48","author":"P Civera","year":"2001","unstructured":"Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M (2001) Exploiting circuit emulation for fast hardness evaluation. IEEE Trans Nucl Sci 48(6):2210\u20132216","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5387_CR15","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5387_CR16","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/TNS.2006.889115","volume":"54","author":"C L\u00f3pez-Ongil","year":"2007","unstructured":"L\u00f3pez-Ongil C, Garc\u00eda-Valderas M, Portela-Garc\u00eda M, Entrena L (2007) Autonomous fault emulation: a new FPGA-based acceleration system for hardness evaluation. IEEE Trans Nucl Sci 54(1):252\u2013261","journal-title":"IEEE Trans Nucl Sci"},{"key":"5387_CR17","unstructured":"Pouget V, Douin A, Lewis D, Fouillat P, Foucard G, Peronnard P, Maingot V, Ferron JB, Anghel L, Leveugle R, Velazco R. Tools and methodology development for pulsed laser fault injection in SRAM-based FPGAs. In: Proceedings of the 8th Latin American Test Workshop (LATW 2007), March 2007"},{"key":"5387_CR18","doi-asserted-by":"crossref","unstructured":"Quinn H, Graham P, Morgan K, Baker Z, Caffrey M, Smith D, Bel R. On-orbit results for the Xilinx Virtex-4 FPGA. 2012 IEEE Radiation Effects Data Workshop, pp 1\u20138, July 2012","DOI":"10.1109\/REDW.2012.6353715"},{"key":"5387_CR19","doi-asserted-by":"crossref","unstructured":"Rebaudengo M, Sonza Reorda M, Violante M. Simulation-based analysis of SEU effects on SRAM-based FPGAs. In: Proceedings of FPL2002: International Conference on Field Programmable Logic and Application, Sept. 2002, pp 607\u2013615","DOI":"10.1007\/3-540-46117-5_63"},{"issue":"6","key":"5387_CR20","doi-asserted-by":"crossref","first-page":"2217","DOI":"10.1109\/TNS.2005.860745","volume":"52","author":"L Sterpone","year":"2005","unstructured":"Sterpone L, Violante M (2005) A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs. IEEE Trans Nucl Sci 52(6):2217\u20132223","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5387_CR21","doi-asserted-by":"crossref","first-page":"2576","DOI":"10.1109\/TNS.2007.910122","volume":"54","author":"L Sterpone","year":"2007","unstructured":"Sterpone L, Violante M, Harboe Sorensen R, Merodio D, Sturesson F, Weigand R, Mattsson S (2007) Experimental validation of a tool for predicting the effects of soft errors in SRAM-based FPGAs. IEEE Trans Nucl Sci 54(6):2576\u20132583","journal-title":"IEEE Trans Nucl Sci"},{"key":"5387_CR22","unstructured":"Sturesson F. Particle test of Xilinx Virtex-II FPGA using XTMR mitigation technique. European Space Agency Contract Report, Saab Ericsson Space AB, ESA_QCA0415S_C, 20 Sept. 2006, available at https:\/\/escies.org\/download\/webDocumentFile?id=888"},{"key":"5387_CR23","unstructured":"Sundararajan P, Patterson C, Carmichael C, McMillan S, Blodget B. Estimation of single event upset probability impact of FPGA designs. In: Proceeidngs of Military and Aerospace Applications of Programmable Devices (MAPLD) International Conference, September 2002"},{"key":"5387_CR24","unstructured":"Virtex-II Platform FPGAs: Complete Data Sheet, DS031 (v3.5) November 5, 2007, available at http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds031.pdf"},{"key":"5387_CR25","unstructured":"XTMR Tool User Guide, Xilinx, 2004, Xilinx User Guide, UG156"},{"key":"5387_CR26","unstructured":"Yui CC, Swift GM, Carmichael C, Koga, R, George JS. SEU mitigation testing of Xilinx Virtex II FPGAs. 2003 IEEE Radiation Effects Data Workshop Record, July 2003, pp 92\u201397"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5387-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5387-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5387-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,14]],"date-time":"2019-07-14T16:09:18Z","timestamp":1563120558000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5387-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["5387"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5387-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}