{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T12:36:15Z","timestamp":1776947775609,"version":"3.51.4"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2013,11,7]],"date-time":"2013-11-07T00:00:00Z","timestamp":1383782400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1007\/s10836-013-5415-7","type":"journal-article","created":{"date-parts":[[2013,11,5]],"date-time":"2013-11-05T23:23:44Z","timestamp":1383693824000},"page":"849-859","source":"Crossref","is-referenced-by-count":20,"title":["Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding"],"prefix":"10.1007","volume":"29","author":[{"given":"Tie-Bin","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng-Zhu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng-Xia","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,11,7]]},"reference":[{"key":"5415_CR1","unstructured":"Bayraktaroglu I, Orailoglu A (2003) Decompression hardware determination for test volume and time reduction through unfied test pattern compaction and compression. In: Proceedings IEEE VLSI test symposium (VTS), pp 113\u2013118"},{"issue":"3","key":"5415_CR2","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"A Chandra","year":"2001","unstructured":"Chandra A, Chakrabarty K (2001) System-on-a-chip data compression and decompression architecture based on Golomb codes. IEEE Trans Comput Aided Des Integr Circuits Syst 20(3):355\u2013368","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"8","key":"5415_CR3","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/TC.2003.1223641","volume":"52","author":"A Chandra","year":"2003","unstructured":"Chandra A, Chakrabarty K (2003) Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. IEEE Trans Comput 52(8):1076\u20131088","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"5415_CR4","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TCAD.2002.807895","volume":"22","author":"A Chandra","year":"2003","unstructured":"Chandra A, Chakrabarty K (2003) A unified approach to reduce SoC test data volume, scan power and testing time. IEEE Trans Comput Aided Des Integr Circuits Syst 22(3):352\u2013363","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5415_CR5","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1049\/iet-cdt:20070028","volume":"2","author":"AH El-Maleh","year":"2008","unstructured":"El-Maleh AH (2008) Test data compression for system-on-a-chip using extended frequency-directed run-length code. IET Comput Digit Tech 2(3):155\u2013163","journal-title":"IET Comput Digit Tech"},{"issue":"5","key":"5415_CR6","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1049\/iet-cdt:20070003","volume":"2","author":"AH El-Maleh","year":"2008","unstructured":"El-Maleh AH (2008) Effcient test compression technique based on block merging. IET Comput Digit Tech 2(5):327\u2013335","journal-title":"IET Comput Digit Tech"},{"key":"5415_CR7","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1016\/j.compeleceng.2011.03.008","volume":"37","author":"A El-Maleh","year":"2011","unstructured":"El-Maleh A, Zahir SA, Khan E (2011) Test data compression based on geometric shapes. Comput Electr Eng 37:376\u2013391","journal-title":"Comput Electr Eng"},{"key":"5415_CR8","doi-asserted-by":"crossref","unstructured":"Gonciari PT, Al-Hashimi B, Nicolici N (2002) Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression\/decompression. In: Proceedings IEEE design automation and test in Europe conference and exhibition (DATE), pp 604\u2013611","DOI":"10.1109\/DATE.2002.998363"},{"issue":"6","key":"5415_CR9","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1109\/TCAD.2003.811451","volume":"22","author":"PT Gonciari","year":"2003","unstructured":"Gonciari PT, Al-Hashimi BM, Nicolici N (2003) Variable-length input Huffman coding for system-on-a-chip test. IEEE Trans Comput Aided Des Integr Circuits Syst 22(6):783\u2013796","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"1","key":"5415_CR10","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/TVLSI.2004.834238","volume":"13","author":"PT Gonciari","year":"2005","unstructured":"Gonciari PT, Al-Hashimi B, Nicolici N (2005) Synchronization overhead in SoC compressed test. IEEE Trans VLSI Syst 13(1):140\u2013152","journal-title":"IEEE Trans VLSI Syst"},{"key":"5415_CR11","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel JH (1998) Test set compaction algorithms for combinational circuits. In: Proceedings IEEE\/ACM international conference on computer-aided design (ICCAD), pp 283\u2013289","DOI":"10.1145\/288548.288615"},{"key":"5415_CR12","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel JH (1999) Reducing test application time for full scan embedded cores. In: 29th international symposium on Fault-Tolerant computers (FTCS), pp 260\u2013267","DOI":"10.1109\/FTCS.1999.781060"},{"issue":"6","key":"5415_CR13","doi-asserted-by":"crossref","first-page":"797","DOI":"10.1109\/TCAD.2003.811452","volume":"22","author":"A Jas","year":"2003","unstructured":"Jas A, Ghosh-Dastidar J, et al. (2003) An efficient test vector compression scheme using selective Huffman coding. IEEE Trans Comput Aided Des Integr Circuits Syst 22(6):797\u2013806","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"8","key":"5415_CR14","doi-asserted-by":"crossref","first-page":"1146","DOI":"10.1109\/TC.2007.1057","volume":"56","author":"X Kavousianos","year":"2007","unstructured":"Kavousianos X, Kalligeros E, Nikolos D (2007) Optimal selective Huffman coding for test-data compression. IEEE Trans Comput 56(8):1146\u20131152","journal-title":"IEEE Trans Comput"},{"issue":"7","key":"5415_CR15","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/TVLSI.2008.2000448","volume":"16","author":"X Kavousianos","year":"2008","unstructured":"Kavousianos X, Kalligeros E, Nikolos D (2008) Multilevel Huffman test-data compression for IP cores with multiple scan chains. IEEE Trans VLSI Syst 16(7):926\u2013931","journal-title":"IEEE Trans VLSI Syst"},{"issue":"7","key":"5415_CR16","doi-asserted-by":"crossref","first-page":"1333","DOI":"10.1109\/TCAD.2008.923100","volume":"27","author":"X Kavousianos","year":"2008","unstructured":"Kavousianos X, Kalligeros E, Nikolos D (2008) Test data compression based on variable-to-variable Huffman encoding with codeword reusability. IEEE Trans Comput Aided Des Integr Circuits Syst 27(7):1333\u20131338","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5415_CR17","doi-asserted-by":"crossref","unstructured":"Krishna C, Touba NA (2002) Reducing test data volume using LFSR reseeding with seed compression. In: Proceedings IEEE international test conference (ITC), pp 321\u2013330","DOI":"10.1109\/TEST.2002.1041775"},{"key":"5415_CR18","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1007\/s10836-009-5138-y","volume":"26","author":"L-J Lee","year":"2010","unstructured":"Lee L-J, Tseng W-D, et al. (2010) Test data compression using multi-dimensional pattern run-length codes. J Electron Test 26:393\u2013400","journal-title":"J Electron Test"},{"issue":"3","key":"5415_CR19","doi-asserted-by":"crossref","first-page":"374","DOI":"10.4218\/etrij.11.0110.0319","volume":"33","author":"L-J Lee","year":"2011","unstructured":"Lee L-J, Tseng W-D, Lin R-B (2011) An internal pattern run-Length methodology for slice encoding. ETRI J 33(3):374\u2013381","journal-title":"ETRI J"},{"issue":"4","key":"5415_CR20","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1109\/TCAD.2011.2176733","volume":"31","author":"L-J Lee","year":"2012","unstructured":"Lee L-J, Tseng W-D, et al. (2012) 2 n $2^{n}$ pattern run-length for test data compresion. IEEE Trans Comput Aided Des Integr Circuits Syst 31(4):644\u2013648","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5415_CR21","doi-asserted-by":"crossref","unstructured":"Miyase K, Kajihara S, Reddy SM (2004) Multiple scan tree design with test vector modification. In: Proceedings IEEE Asian test symposium (ATS), pp 76\u201381","DOI":"10.1109\/ATS.2004.61"},{"issue":"9","key":"5415_CR22","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1109\/TCAD.2004.831584","volume":"23","author":"G Mrugalski","year":"2004","unstructured":"Mrugalski G, Rajski J, Tyszer J (2004) Ring generators\u2013new devices for embedded test applications. IEEE Trans Comput Aided Des 23(9):1306\u20131320","journal-title":"IEEE Trans Comput Aided Des"},{"issue":"1","key":"5415_CR23","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1145\/1044111.1044117","volume":"10","author":"M Nourani","year":"2005","unstructured":"Nourani M, Tehranipour MH (2005) RL-Huffman encoding for test compression and power reduction in scan applications. ACM Trans Des Automat Electron Syst 10(1):91\u2013115","journal-title":"ACM Trans Des Automat Electron Syst"},{"issue":"5","key":"5415_CR24","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) Embedded deterministic test. IEEE Trans Comput Aided Des Integr Circuits Syst 23(5):776\u2013792","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5415_CR25","unstructured":"Ruan X, Katti R (2006) An efficient data-independent technique for compressing test vectors in systems-on-a-chip. In: Proceedings 2006 emerging VLSI technologies and architectures (ISVLSI), pp 153\u2013158"},{"issue":"6","key":"5415_CR26","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1109\/TVLSI.2005.844311","volume":"13","author":"M Tehranipoor","year":"2005","unstructured":"Tehranipoor M, Nourani M, Chakrabarty K (2005) Nine-coded compression technique for testing embedded cores in SoCs. IEEE Trans VLSI Syst 13(6):719\u2013731","journal-title":"IEEE Trans VLSI Syst"},{"issue":"2","key":"5415_CR27","doi-asserted-by":"crossref","first-page":"1640","DOI":"10.1109\/TCAD.2010.2051096","volume":"29","author":"V Tenentes","year":"2010","unstructured":"Tenentes V, Kavousianos X, Kalligeros E (2010) Single and variable-state-skip LFSRs: bridging the gap between test data compression and test set embedding for IP cores. IEEE Trans Comput Aided Des Integr Circuits Syst 29(2):1640\u20131644","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"5415_CR28","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/MDT.2006.105","volume":"23","author":"NA Touba","year":"2006","unstructured":"Touba NA (2006) Survey of test vector compression techniques. IEEE Des Test Comput 23(4):294\u2013303","journal-title":"IEEE Des Test Comput"},{"key":"5415_CR29","unstructured":"Wang L-T, Wen X, et al. (2004) VirtualScan: a new compressed scan technology for test cost reduction. In: Proceedings IEEE international test conference (ITC), pp 916\u2013925"},{"issue":"2","key":"5415_CR30","doi-asserted-by":"crossref","first-page":"324","DOI":"10.1109\/TVLSI.2008.2009873","volume":"18","author":"M-X Yi","year":"2010","unstructured":"Yi M-X, Liang H-G, et al. (2010) A novel x-ploiting strategy for improving performance of test data compression. IEEE Trans VLSI Syst 18(2):324\u2013329","journal-title":"IEEE Trans VLSI Syst"},{"key":"5415_CR31","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.vlsi.2009.06.001","volume":"43","author":"B Zhou","year":"2010","unstructured":"Zhou B, Ye Y-Z, et al. (2010) A test set embedding approach based on twisted-ring counter with few seeds. Integration VLSI J 43:81\u2013100","journal-title":"Integration VLSI J"},{"key":"5415_CR32","doi-asserted-by":"crossref","unstructured":"Zorian Y, Marinissen EJ, Dey S (1998) Testing embedded-core based system chips. In: Proceedings IEEE international test conference (ITC), pp 130\u2013143","DOI":"10.1109\/TEST.1998.743146"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5415-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5415-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5415-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T22:01:48Z","timestamp":1564610508000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5415-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,7]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["5415"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5415-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11,7]]}}}