{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T04:55:43Z","timestamp":1648875343852},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,1,12]],"date-time":"2014-01-12T00:00:00Z","timestamp":1389484800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1007\/s10836-013-5429-1","type":"journal-article","created":{"date-parts":[[2014,1,11]],"date-time":"2014-01-11T08:51:11Z","timestamp":1389430271000},"page":"57-75","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs"],"prefix":"10.1007","volume":"30","author":[{"given":"Bei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,1,12]]},"reference":[{"key":"5429_CR1","doi-asserted-by":"crossref","unstructured":"Beica R, Sharbono C, Ritzdorf T (2008) Through silicon via copper electrodeposition for 3D integration. In: Proceedings of 58th electronic components and technology conference (ECTC), pp 577\u2013583","DOI":"10.1109\/ECTC.2008.4550031"},{"key":"5429_CR2","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer"},{"issue":"6","key":"5429_CR3","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"WR Davis","year":"2005","unstructured":"Davis WR, Wilson J, Mick S, Xu J, Hua H, Mineo C, Sule AM, Steer M, Franzon PD (2005) Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des Test Comput 22(6):498\u2013510","journal-title":"IEEE Des Test Comput"},{"key":"5429_CR4","unstructured":"De Nicoao G, Pasquinetti E, Miraglia G, Piccinini F (2003) Unsupervised spatial pattern classification of electrical failures in semiconductor manufacturing. In: Proceedings of artificial neural networks pattern recognition workshop, pp 125\u2013131"},{"issue":"12","key":"5429_CR5","doi-asserted-by":"crossref","first-page":"1857","DOI":"10.1016\/j.patrec.2005.03.007","volume":"26","author":"F Palma Di","year":"2005","unstructured":"Di Palma F, De Nicolao G, Miraglia G, Pasquinetti E, Piccinini F (2005) Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing. Pattern Recogn Lett 26(12):1857\u20131865","journal-title":"Pattern Recogn Lett"},{"key":"5429_CR6","doi-asserted-by":"crossref","unstructured":"Dong X, Xie Y (2009) System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). In: Proceedings of Asia and South pacific design automation conference (ASP-DAC), pp 234\u2013241","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"5429_CR7","doi-asserted-by":"crossref","unstructured":"Dukovic J, et al (2010) Through-Silicon-Via technology for 3D integration. In: Proceedings of IEEE international memory workshop (IMW), pp 1\u20132","DOI":"10.1109\/IMW.2010.5488399"},{"issue":"1","key":"5429_CR8","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/101.17237","volume":"5","author":"AV Ferris-Prabhu","year":"1989","unstructured":"Ferris-Prabhu AV (1989) An algebraic expression to count the number of chips on a wafer. IEEE Circ Devices Mag 5(1):37\u201339","journal-title":"IEEE Circ Devices Mag"},{"issue":"3","key":"5429_CR9","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/JSSC.1974.1050475","volume":"9","author":"A Gupta","year":"1974","unstructured":"Gupta A, Porter WA, Lathrop JW (1974) Defect analysis and yield degradation of integrated circuits. IEEE J Solid State Circ 9(3):96\u2013102","journal-title":"IEEE J Solid State Circ"},{"issue":"5","key":"5429_CR10","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.2009.125","volume":"26","author":"H-HS Lee","year":"2009","unstructured":"Lee H-HS, Chak K (2009) Test challenges for 3D integrated circuits. IEEE Des Test Comput 26(5):26\u201335","journal-title":"IEEE Des Test Comput"},{"key":"5429_CR11","unstructured":"Liao H, Miao M, Wan X, Jin Y, Zhao L, Li B, Zhu Y, Sun X (2008) Microfabrication of through silicon vias (TSV) for 3D SiP. In: Proceedings of 9th international conference on solid-state and integrated-circuit technology (ICSICT), pp 1199\u20131202"},{"key":"5429_CR12","unstructured":"Marinissen EJ (2012) Challenges and emerging solutions in testing TSV-Based 2 1 2 $2\\frac {1}{2}$ D- and 3D-Stacked ICs. In: Proceedings of design, automation & test in europe conference & exhibition (DATE), pp 1277\u20131282"},{"key":"5429_CR13","doi-asserted-by":"crossref","unstructured":"Puech M, Thevenoud JM, Gruffat JM, Launay N, Arnal N, Godinat P (2008) Fabrication of 3D packaging TSV using DRIE. In: Proceedings of symposium on design, test, integration and packaging of MEMS\/MOEMS, pp 109\u2013114","DOI":"10.1109\/DTIP.2008.4752963"},{"issue":"9","key":"5429_CR14","doi-asserted-by":"crossref","first-page":"1357","DOI":"10.1109\/TVLSI.2008.2003513","volume":"17","author":"S Reda","year":"2009","unstructured":"Reda S, Smith G, Smith L (2009) Maximizing the functional yield of wafer-to-wafer 3-D integration. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(9):1357\u20131362","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5429_CR15","volume-title":"Statistical analysis of spatial dispersions","author":"A Rogers","year":"1974","unstructured":"Rogers A (1974) Statistical analysis of spatial dispersions. Pion Limited, United Kingdom"},{"key":"5429_CR16","doi-asserted-by":"crossref","unstructured":"Singh E (2011) Exploiting rotational symmetries for improved stacked yields in W2W 3D-SICs. In: Proceedings of IEEE 29th VLSI test symposium (VTS), pp 32\u201337","DOI":"10.1109\/VTS.2011.5783751"},{"key":"5429_CR17","doi-asserted-by":"crossref","unstructured":"Singh E (2012) Impact of radial defect clustering on 3D stacked IC yield from wafer to wafer stacking. In: Proceedings of international test conference (ITC), pp 1\u20137","DOI":"10.1109\/TEST.2012.6401567"},{"key":"5429_CR18","doi-asserted-by":"crossref","unstructured":"Smith L, Smith G, Hosali S, Arkalgud S (2007) Yield considerations in the choice of 3D technology. In: Proceedings of international symposium on semiconductor manufacturing (ISSM), pp 1\u20133","DOI":"10.1109\/ISSM.2007.4446880"},{"issue":"3","key":"5429_CR19","doi-asserted-by":"crossref","first-page":"326","DOI":"10.1147\/rd.303.0326","volume":"30","author":"CH Stapper","year":"1986","unstructured":"Stapper CH (1986) On yield, fault distributions, and clustering of particles. IBM J Res Dev 30(3):326\u2013338","journal-title":"IBM J Res Dev"},{"issue":"12","key":"5429_CR20","doi-asserted-by":"crossref","first-page":"1314","DOI":"10.1109\/43.44511","volume":"8","author":"CH Stapper","year":"1989","unstructured":"Stapper CH (1989) Simulation of spatial fault distributions for integrated circuit yield estimations. IEEE Trans Comput Aided Des Integr Circ Syst 8(12):1314\u20131318","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"4","key":"5429_CR21","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1007\/s10836-012-5314-3","volume":"28","author":"M Taouil","year":"2012","unstructured":"Taouil M, Hamdioui S (2012) Yield improvement for 3D wafer-to-wafer stacked memories. J Electron Test Theory Appl 28(4):523\u2013534","journal-title":"J Electron Test Theory Appl"},{"issue":"1","key":"5429_CR22","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/s10836-011-5270-3","volume":"28","author":"M Taouil","year":"2012","unstructured":"Taouil M, Hamdioui S, Beenakker K, Marinissen EJ (2012) Test impact on the overall die-to-wafer 3D stacked IC cost. J Electron Test Theory Appl 28(1):15\u201325","journal-title":"J Electron Test Theory Appl"},{"key":"5429_CR23","doi-asserted-by":"crossref","unstructured":"Taouil M, Hamdioui S, Verbree J, Marinissen EJ (2010) On maximizing the compound yield for 3D wafer-to-wafer stacked ICs. In: Proceedings of IEEE international test conference (ITC), pp 1\u201310","DOI":"10.1109\/TEST.2010.5699218"},{"issue":"3","key":"5429_CR24","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/66.536118","volume":"9","author":"D Teets","year":"1996","unstructured":"Teets D (1996) A model for radial yield degradation as a function of chip size. IEEE Trans Semicond Manuf 9(3):467\u2013471","journal-title":"IEEE Trans Semicond Manuf"},{"issue":"1","key":"5429_CR25","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2010.2074070","volume":"46","author":"G Plas Van der","year":"2011","unstructured":"Van der Plas G, et al (2011) Design issues and considerations for low-cost 3-D TSV IC technology. IEEE J Solid State Circ 46(1):293\u2013307","journal-title":"IEEE J Solid State Circ"},{"key":"5429_CR26","doi-asserted-by":"crossref","unstructured":"Van Olmen J, et al (2008) 3D stacked IC demonstration using a through silicon via first approach. In: Proceedings of IEEE international electron devices meeting (IEDM), pp 303\u2013306","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"5429_CR27","doi-asserted-by":"crossref","unstructured":"Verbree J, Marinissen EJ, Roussel P, Velenis D (2010) On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking. In: Proceedings of 15th IEEE European test symposium (ETS), pp 36\u201341","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"5429_CR28","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/TSM.2004.836656","volume":"18","author":"DK Vries","year":"2005","unstructured":"Vries DK (2005) Investigation of gross die per wafer formulas. IEEE Trans Semicond Manuf 18:136\u2013139","journal-title":"IEEE Trans Semicond Manuf"},{"issue":"9","key":"5429_CR29","doi-asserted-by":"crossref","first-page":"1621","DOI":"10.1109\/PROC.1969.7346","volume":"57","author":"T Yanagawa","year":"1969","unstructured":"Yanagawa T (1969) Influence of epitaxial mounds on the yield of integrated circuits. Proc IEEE 57(9):1621\u20131628","journal-title":"Proc IEEE"},{"issue":"2","key":"5429_CR30","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1109\/T-ED.1972.17396","volume":"19","author":"T Yanagawa","year":"1972","unstructured":"Yanagawa T (1972) Yield degradation of integrated circuits due to spot defects. IEEE Trans Electron Devices 19(2):190\u2013197","journal-title":"IEEE Trans Electron Devices"},{"key":"5429_CR31","unstructured":"Zhang B, Agrawal VD (2013) Wafer cut and rotation for compound yield improvement in 3D wafer-on-wafer stacking. In: Proceedings of IEEE North Atlantic test workshop (NATW)"},{"key":"5429_CR32","doi-asserted-by":"crossref","unstructured":"Zhang B, Li B, Agrawal VD (2013) Yield analysis of a novel wafer manipulation method in 3D stacking. In: Proceedings of IEEE international 3D systems integration conference (3DIC), pp 1\u20138","DOI":"10.1109\/3DIC.2013.6702370"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5429-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5429-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5429-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T10:59:39Z","timestamp":1565089179000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5429-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1,12]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["5429"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5429-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,12]]}}}