{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T14:22:44Z","timestamp":1648650164203},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1007\/s10836-014-5447-7","type":"journal-article","created":{"date-parts":[[2014,4,26]],"date-time":"2014-04-26T01:49:04Z","timestamp":1398476944000},"page":"229-236","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Test Time Theorem and its Applications"],"prefix":"10.1007","volume":"30","author":[{"given":"Praveen","family":"Venkataramani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suraj","family":"Sindia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,4,27]]},"reference":[{"key":"5447_CR1","unstructured":"Agrawal V D (2012) Pre-Computed Asynchronous Scan (Invited Talk). In: 13th IEEE Latin American test workshop, Quito"},{"key":"5447_CR2","unstructured":"Agrawal V D (2012) Reduced voltage test can be faster. In Proceedings of international test conference. Elevator Talk"},{"key":"5447_CR3","doi-asserted-by":"crossref","unstructured":"Bonhomme Y, Yoneda T, Fujiwara H, Girard P. (2004) An efficient scan tree design for test time reduction. In: Proceeding of 9th IEEE European test symposium, pp 174\u2013179","DOI":"10.1109\/ETSYM.2004.1347657"},{"key":"5447_CR4","volume-title":"Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits","author":"ML Bushnell","year":"2000","unstructured":"Bushnell M L, Agrawal V D (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, Boston"},{"key":"5447_CR5","doi-asserted-by":"crossref","unstructured":"Chalkia M, Tsiatouhas Y (2012) The leafs scan-chain for test application time and scan power reduction. In: Proceedings of 19th IEEE international conference electronics, circuits and systems, pp 749\u2013752","DOI":"10.1109\/ICECS.2012.6463646"},{"key":"5447_CR6","unstructured":"Chang J T Y, McCluskey E J (1996) Detecting delay flaws by very-low-voltage testing. In: Proceedings of international test conference, pp 367\u2013376"},{"key":"5447_CR7","doi-asserted-by":"crossref","unstructured":"Chang J T Y, McCluskey E J (1996) Quantitative analysis of very-low-voltage testing. In: Proceeding of 14th IEEE VLSI test symposium, pp 332\u2013337","DOI":"10.1109\/VTEST.1996.510876"},{"key":"5447_CR8","doi-asserted-by":"crossref","unstructured":"Chloupek M, Novak O, Jenicek J (2012) On test time reduction using pattern overlapping, broadcasting and on-chip decompression. In: Proceedings IEEE 15th international symposium on design and diagnostics of electronic circuits systems (DDECS), pp 300\u2013305","DOI":"10.1109\/DDECS.2012.6219078"},{"key":"5447_CR9","doi-asserted-by":"crossref","unstructured":"Chou R M, Saluja K K, Agrawal V D (1994) Power constraint scheduling of tests. In: Proceedings of 7th international conference VLSI design, pp 271\u2013274","DOI":"10.1109\/ICVD.1994.282700"},{"issue":"2","key":"5447_CR10","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"RM Chou","year":"1997","unstructured":"Chou R M, Saluja K K, Agrawal V D (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans VLSI Syst 5(2):175\u2013185","journal-title":"IEEE Trans VLSI Syst"},{"key":"5447_CR11","unstructured":"Daehn W, Mucha J (1981) Hardware test pattern generation for built-in testing. In: Proceeding of international test conference pp 110\u2013120"},{"key":"5447_CR12","doi-asserted-by":"crossref","unstructured":"Devanathan V R, Ravikumar C P, Mehrotra R, Kamakoti V (2007) PMScan: a power-managed scan for simultaneous reduction of dynamic and leakage power during scan test. In: Proceedings of IEEE international test conference, Paper 13.3","DOI":"10.1109\/TEST.2007.4437598"},{"issue":"1","key":"5447_CR13","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/TCAD.2009.2034343","volume":"29","author":"LG e Silva","year":"2010","unstructured":"e Silva L G, Phillips J, Silveira L M (2010) Effective corner-based techniques for variation-aware IC timing verification. IEEE Trans Comput Aided Des Integr Circ Syst 29(1):157\u2013162","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"5447_CR14","doi-asserted-by":"crossref","unstructured":"e Silva L G, Silveira L M, Phillips J R (2007) Efficient computation of the worst-delay corner. In: Proceedings of design, automation test in Europe conference exhibition, pp 1\u20136","DOI":"10.1109\/DATE.2007.364533"},{"key":"5447_CR15","doi-asserted-by":"crossref","unstructured":"Hao H, McCluskey E J (1993) Very-low-voltage testing for weak CMOS logic ICs. In: Proceedings of international test conference, pp 275\u2013284","DOI":"10.1109\/TEST.1993.470686"},{"key":"5447_CR16","doi-asserted-by":"crossref","unstructured":"Hashempour H, Meyer F J, Lombardi F (2002) Test time reduction in a manufacturing environment by combining BIST and ATE. In: Proceedings of 17th IEEE international symposium on defect and fault tolerance in VLSI systems, pp 186\u2013194","DOI":"10.1109\/DFTVS.2002.1173515"},{"key":"5447_CR17","unstructured":"Lai W-J, Kung C-P, Lin C-S (1993) Test time reduction in scan designed circuits. In: Proceedings of 4th european conference on design automation, pp 489\u2013493"},{"key":"5447_CR18","volume-title":"Introduction to advanced system-on-chip test design and optimization","author":"E Larsson","year":"2005","unstructured":"Larsson E (2005) Introduction to advanced system-on-chip test design and optimization. Springer, Dordrecht"},{"issue":"5","key":"5447_CR19","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.2003.1232252","volume":"20","author":"X Lin","year":"2003","unstructured":"Lin X, Press R, Rajski J, Reuter P, Rinderknecht T, Swanson B, Tamarapalli N (2003) High-frequency, At-Speed scan testing. IEEE Des Test Comput 20(5):17\u201325","journal-title":"IEEE Des Test Comput"},{"key":"5447_CR20","doi-asserted-by":"crossref","unstructured":"Pasricha S, Park Y-H, Kurdahi FJ, Dutt N (2008) Incorporating PVT variations in system-level power exploration of on-chip communication architectures. In: Proceedings of 21st international conference on VLSI design, pp 363\u2013370","DOI":"10.1109\/VLSI.2008.14"},{"key":"5447_CR21","unstructured":"Ravi S (2007) Power-aware test: challenges and solutions. In: Proceedings of international test conference, pp 1\u201310"},{"key":"5447_CR22","volume-title":"Design of analog CMOS integrated circuits","author":"B Razavi","year":"2002","unstructured":"Razavi B (2002) Design of analog CMOS integrated circuits. McGraw-Hill, Boston"},{"key":"5447_CR23","doi-asserted-by":"crossref","unstructured":"Sanghani A, Yang B, Natarajan K, Liu C (2011) Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips. In: Proceedings of 29th IEEE VLSI test symposium, pp 219\u2013224","DOI":"10.1109\/VTS.2011.5783724"},{"key":"5447_CR24","doi-asserted-by":"crossref","unstructured":"Shanmugasundaram P., Agrawal V D (2011) Dynamic scan clock control for test time reduction maintaining peak power limit. In: Proceedings of 29th IEEE VLSI test symposium, pp 248\u2013253","DOI":"10.1109\/VTS.2011.5783729"},{"key":"5447_CR25","doi-asserted-by":"crossref","unstructured":"Shanmugasundaram P, Agrawal V D (2012) Externally tested scan circuit with built-in activity monitor and adaptive test clock. In: Proceedings of 25th international conference VLSI design, pp 448\u2013453","DOI":"10.1109\/VLSID.2012.112"},{"key":"5447_CR26","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2012) Optimal power-constrained SoC test schedules with customizable clock rates. In: Proceedings of IEEE international SOC conference (SOCC), pp 271\u2013276","DOI":"10.1109\/SOCC.2012.6398360"},{"key":"5447_CR27","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2013) Optimum test schedule for SoC with specified clock frequencies and supply voltages. In: Proceedings of 26th international conference VLSI design, pp 267\u2013272","DOI":"10.1109\/VLSID.2013.199"},{"key":"5447_CR28","doi-asserted-by":"crossref","unstructured":"Sheshadri V, Agrawal V D, Agrawal P (2013) Power-aware SoC test optimization through dynamic voltage and frequency scaling. In: Proceedings of 21st IFIP\/IEEE international conference very large scale integration (VLSI-SoC). Istanbul, pp 105\u2013110","DOI":"10.1109\/VLSI-SoC.2013.6673258"},{"key":"5447_CR29","unstructured":"Venkataramani P (2014) Reducing ATE test time by voltage and frequency scaling. PhD thesis, Auburn University, ECE Department"},{"key":"5447_CR30","unstructured":"Venkataramani P, Agrawal V D (2012) Reducing ATE time for power constrained scan test by asynchronous clocking. In: Proceedings of IEEE international test conference, Poster P13"},{"key":"5447_CR31","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Agrawal V D (2012) Test-time reduction in ATE using asynchronous clocking. In: Proceedings of 6th IEEE international workshop on design for manufacturability and yield. Poster","DOI":"10.1109\/TEST.2013.6651931"},{"key":"5447_CR32","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Agrawal V D (2013) ATE test time reduction using asynchronous clock period. In: Proceedings of international test conference, Paper 15.3","DOI":"10.1109\/TEST.2013.6651931"},{"key":"5447_CR33","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Agrawal V D (2013) Reducing test time of power constrained test by optimal selection of supply voltage. In: Proceedings of 26th international conference on VLSI design, pp 273\u2013278","DOI":"10.1109\/VLSID.2013.200"},{"key":"5447_CR34","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Sindia S, Agrawal V D (2013) A test time theorem and its applications. In: Proceedings of 14th IEEE Latin American test workshop, pp 1\u20135","DOI":"10.1109\/LATW.2013.6562685"},{"key":"5447_CR35","doi-asserted-by":"crossref","unstructured":"Venkataramani P, Sindia S, Agrawal V D (2013) Finding best voltage and frequency to shorten power-constrained test time. In: Proceedings of 31st IEEE VLSI test symposium, pp 19\u201324","DOI":"10.1109\/VTS.2013.6548882"},{"key":"5447_CR36","unstructured":"Yang B, Sanghani A, Sarangi S, Liu C (2011) A clock-gating based capture power droop reduction methodology for At-Speed scan testing. In: Proceedings design, automation test in Europe conference and exhibition, pp 1\u20137"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5447-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-014-5447-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5447-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T22:24:07Z","timestamp":1565389447000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-014-5447-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["5447"],"URL":"https:\/\/doi.org\/10.1007\/s10836-014-5447-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}