{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:43:20Z","timestamp":1761648200373,"version":"3.40.4"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2014,7,25]],"date-time":"2014-07-25T00:00:00Z","timestamp":1406246400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1007\/s10836-014-5465-5","type":"journal-article","created":{"date-parts":[[2014,7,24]],"date-time":"2014-07-24T05:40:05Z","timestamp":1406180405000},"page":"387-400","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link"],"prefix":"10.1007","volume":"30","author":[{"given":"M.","family":"Maheswari","sequence":"first","affiliation":[]},{"given":"G.","family":"Seetharaman","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,7,25]]},"reference":[{"key":"5465_CR1","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G. De., \u201cNetworks On Chips: A New SoC Paradigm\u201d, IEEE computers, pp. 70\u201378, Jan 2002","DOI":"10.1109\/2.976921"},{"key":"5465_CR2","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/TCAD.2005.847907","volume":"24","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi D, Benini L, Micheli GD (2005) Error correction schemes for on-chip communication links: The energy- reliability tradeoff\u201d. IEEE Trans Comp - Aided Des Integr Circ Syst 24:818\u2013831","journal-title":"IEEE Trans Comp - Aided Des Integr Circ Syst"},{"key":"5465_CR3","doi-asserted-by":"crossref","unstructured":"Bo, Fu, Ampadu, P., \u201cOn Hamming Product Codes with Type II Hybrid ARQ for On-chip Interconnects\u201d, IEEE Trans on Circuits and Systems, vol. 56, no. 9, pp.2042-2054, Sep.-2009","DOI":"10.1109\/TCSI.2009.2026679"},{"issue":"4","key":"5465_CR4","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"Constantinescu C (2003) Treands and challenges in VLSI reliability\u201d. IEEE Micro 23(4):14\u201319","journal-title":"IEEE Micro"},{"issue":"3","key":"5465_CR5","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/5.915376","volume":"89","author":"JA Davis","year":"2001","unstructured":"Davis JA, Venkatesan R (2001) \u201cInterconnect limits on gigascale integration (GSI) in the 21st century\u201d. In Proc IEEE 89(3):305\u2013324","journal-title":"In Proc IEEE"},{"key":"5465_CR6","doi-asserted-by":"crossref","unstructured":"Ejlali, A., Al-Hashimi, B. M., Rosinger, P., Miremadi, S. G., \u201cJoint consideration of fault-tolerant buses energy- efficiency and performance in on-chip networks\u201d, In Proc. Design Automation Test Eur. Conf. Exhib. (DATE 2007), April, pp. 1\u20136","DOI":"10.1109\/DATE.2007.364538"},{"key":"5465_CR7","doi-asserted-by":"crossref","unstructured":"Fu, B., Ampadu, P., \u201cBurst Error Detection Hybrid ARQ with crosstalk delay reduction for reliable on chip Interconnects\u201d, IEEE Int. Symposium on Detect and fault tolerance in VLSI systems,2009, pp. 440\u2013448","DOI":"10.1109\/DFT.2009.45"},{"key":"5465_CR8","doi-asserted-by":"crossref","unstructured":"Ganguly, A., Pande, P., B Belzer., \u201cCrosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects\u201d, IEEE Trans. On very Large Scale Integr. (VLSI) Syst., vol. 17, no. 11, Nov. 2009, pp. 1626\u20131639","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"5465_CR9","doi-asserted-by":"crossref","unstructured":"Ganguly, A., Pande, P.P., Belzer, B., Grecu, C., \u201cDesign of low power & Reliable Networks on chips through joint crosstalk avoidance and multiple error correcting coding\u201d, Journal of Electronic Testing: Theory and Appl. (JETTA), pp. 67\u201381, June 2008","DOI":"10.1007\/s10836-007-5035-1"},{"key":"5465_CR10","doi-asserted-by":"crossref","unstructured":"Lajolo, M., Reorda M., Violante M., \u201cEarly evaluation of bus interconnects dependability for system-on-chip designs\u201d, In Int. Conf. VLSI Design, Jan. 2001, pp. 371\u2013376","DOI":"10.1109\/ICVD.2001.902687"},{"issue":"4\u20135","key":"5465_CR11","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1016\/j.micpro.2013.03.001","volume":"37","author":"M Maheswari","year":"2013","unstructured":"Maheswari M, Seetharaman G (2013) Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links\u201d. Microprocess Microsyst 37(4\u20135):420\u2013429","journal-title":"Microprocess Microsyst"},{"key":"5465_CR12","first-page":"2457","volume":"241\u2013244","author":"M Maheswari","year":"2013","unstructured":"Maheswari M, Seetharaman G (2013) \u201cHamming product code based multiple bit error correction coding scheme using keyboard scan based decoding for on chip interconnects links\u201d. Appl Mech Mat J Vols 241\u2013244:2457\u20132461","journal-title":"Appl Mech Mat J Vols"},{"issue":"1","key":"5465_CR13","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1504\/IJCAT.2014.059097","volume":"49","author":"M Maheswari","year":"2014","unstructured":"Maheswari M, Seetharaman G (2014) \u201cDesign of a novel error correction coding with cross talk avoidance for reliable on chip interconnection networks\u201d. Int J Comput Appl Technol 49(1):80\u201388","journal-title":"Int J Comput Appl Technol"},{"key":"5465_CR14","unstructured":"Micheli, G.De., Benini, L., \u201cNetworks on chips: Technology and tools\u201d, Amsterdam, The Netherlands: Elsevier,2006"},{"key":"5465_CR15","doi-asserted-by":"crossref","unstructured":"Murali, S., Theocharides, T., Vijayakrishnan, N., Irwin, M.J., Benini, L., Micheli, G. De., \u201cAnalysis of error recovery schemes for networks-on-chips\u201d, IEEE design Test computer, vol 22, pp. 434\u2013442, Sep.\/Oct. 2005","DOI":"10.1109\/MDT.2005.104"},{"key":"5465_CR16","doi-asserted-by":"crossref","unstructured":"Pande, P.P., Ganguly, A., Brett Feero, Belzer, B., \u201cDesign of low power & Reliable Networks on chip through joint crosstalk avoidance and forward error correction coding\u201d, Proc. 21st IEEE Int. Sym. On Defect and Fault Tolerance in VLSI Systems, 2006","DOI":"10.1109\/DFT.2006.22"},{"issue":"10","key":"5465_CR17","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/TVLSI.2004.827565","volume":"12","author":"KN Patel","year":"2004","unstructured":"Patel KN, Markov IL (2004) Error correction and crosstalk avoidance in DSM buses. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(10):1076\u20131080","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5465_CR18","doi-asserted-by":"crossref","unstructured":"Bo Fu and Paul Ampadu, \u201cAn Energy-Efficient Multi wire Error control scheme for Reliable on chip Interconnects using Hamming product codes\u201d, VLSI Des.vol. 2008, pp.1-14, doi: 10.1155\/2008\/109490","DOI":"10.1155\/2008\/109490"},{"key":"5465_CR19","doi-asserted-by":"crossref","unstructured":"Po Tsang Huang, Wei Hwang., \u201cSelf-Calibrated Energy-Efficient and Reliable Channels for On chip Interconnection Networks\u201d, Journal of Electrical and Computer Engineering volume 2012 (2012).","DOI":"10.1155\/2012\/697039"},{"key":"5465_CR20","doi-asserted-by":"crossref","unstructured":"Rossi, D., Angelini, P., Metra, C., \u201cConfigurable Error Correction Scheme for NOC Signal Integrity\u201d, In Proc. 13th IEEE Int. On-line Testing Sysmposium-2007","DOI":"10.1109\/IOLTS.2007.24"},{"issue":"1","key":"5465_CR21","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/MDT.2005.10","volume":"22","author":"D Rossi","year":"2005","unstructured":"Rossi D, Metra C, Nieuwland AK, Katoch A (2005) Exploiting ECC redundancy to minimize crosstalk impact\u201d. IEEE Des Test Comput 22(1):59\u20137","journal-title":"IEEE Des Test Comput"},{"issue":"4","key":"5465_CR22","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/MDT.2005.91","volume":"22","author":"D Rossi","year":"2005","unstructured":"Rossi D, Metra C, Nieuwland AK, Katoch A (2005) New ECC for crosstalk effect minimization\u201d. IEEE Des Test Comput 22(4):340\u2013348","journal-title":"IEEE Des Test Comput"},{"issue":"3","key":"5465_CR23","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/TVLSI.2002.1043337","volume":"10","author":"PP Sotiriadis","year":"2002","unstructured":"Sotiriadis PP, Chandrakasan AP (2002) A bus energy model for deep Submicron technology\u201d. IEEE Trans Large Scale Integr (VLSI) Syst 10(3):341\u2013350","journal-title":"IEEE Trans Large Scale Integr (VLSI) Syst"},{"key":"5465_CR24","doi-asserted-by":"crossref","unstructured":"Sridhara, S.R., Shanbhag, N.R., \u201cCoding for reliable on chip buses: fundamental limits and practical codes\u201d, In Proc. IEEE Int. conf. on VLSI design, 3\u20137 Jan-2005, pp. 417\u2013422","DOI":"10.1109\/ICVD.2005.65"},{"key":"5465_CR25","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/TVLSI.2005.848816","volume":"13","author":"S Sridhara","year":"2005","unstructured":"Sridhara S, Shanbhag NR (2005) Coding for system-on-chip networks: A unified framework. IEEE Trans Very Large Scale Integr (VLSI) Syst 13:655\u2013667","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5465_CR26","doi-asserted-by":"crossref","unstructured":"Yu, Q., Bo Zhang, Yan Li, Paul Ampadu., \u201cError Correction Integration scheme for reliable NOC\u201d, IEEE-2010, pp.3893-3896","DOI":"10.1109\/ISCAS.2010.5537694"},{"key":"5465_CR27","doi-asserted-by":"crossref","unstructured":"Yu, Q., Ampadu, P., \u201cAdaptive Error Correction for NOC Switch-to Switch Links in a Variable Noise Environment\u201d, In Proc. Of Int. Conf. of DFT-2008, pp. 352\u2013360","DOI":"10.1109\/DFT.2008.40"},{"key":"5465_CR28","doi-asserted-by":"crossref","unstructured":"Yu, Q., Ampadu, P., \u201cA flexible and parallel simulator for Network-on-chip with error control\u201d, IEEE Trans. On computer aided design of Integrated circuits and system, Vol. 29, No.1, pp. 103\u2013116, Jan-2010","DOI":"10.1109\/TCAD.2009.2034353"},{"issue":"6","key":"5465_CR29","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1049\/iet-cdt.2008.0132","volume":"3","author":"Q Yu","year":"2009","unstructured":"Yu Q, Ampadu P (2009) \u201cAdaptive error correction for nanometer scale network-on-chip links\u201d. IET Comput Digit Tech 3(6):643\u2013659","journal-title":"IET Comput Digit Tech"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5465-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-014-5465-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5465-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T22:41:13Z","timestamp":1746312073000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-014-5465-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,25]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,8]]}},"alternative-id":["5465"],"URL":"https:\/\/doi.org\/10.1007\/s10836-014-5465-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2014,7,25]]}}}