{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T01:00:04Z","timestamp":1770339604110,"version":"3.49.0"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T00:00:00Z","timestamp":1412035200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s10836-014-5477-1","type":"journal-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T15:34:30Z","timestamp":1412004870000},"page":"527-540","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":16,"title":["Adaptive Bayesian Diagnosis of Intermittent Faults"],"prefix":"10.1007","volume":"30","author":[{"given":"Laura Rodr\u00edguez","family":"G\u00f3mez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Cook","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Indlekofer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sybille","family":"Hellebrand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,30]]},"reference":[{"key":"5477_CR1","unstructured":"Agosta JM, Gardos T (2004) Bayes network \u201csmart\u201d diagnostics\u201d. Intel Techno J 8(4)"},{"key":"5477_CR2","first-page":"125","volume-title":"\u201cSignature rollback - a technique for testing robust circuits\u201d, proceedings IEEE VLSI test symposium (VTS\u201908)","author":"U Amgalan","year":"2008","unstructured":"Amgalan U, Hachmann C, Hellebrand S, Wunderlich H-J (2008) \u201cSignature rollback - a technique for testing robust circuits\u201d, proceedings IEEE VLSI test symposium (VTS\u201908). San Diego, California, pp 125\u2013130"},{"issue":"1","key":"5477_CR3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1023\/A:1011141724916","volume":"17","author":"F Aminian","year":"2001","unstructured":"Aminian F, Aminian M (2001) Fault diagnosis of analog circuits using Bayesian neural networks with wavelet transform as preprocessor\u201d. J Electron Test (JETTA) 17(1):29\u201336","journal-title":"J Electron Test (JETTA)"},{"key":"5477_CR4","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511804779","volume-title":"Bayesian reasoning and machine learning\u201d","author":"D Barber","year":"2012","unstructured":"Barber D (2012) Bayesian reasoning and machine learning\u201d. Cambridge University Press, New York"},{"key":"5477_CR5","unstructured":"Bardell PH, McAnney WH (1982) \u201cSelf-Testing of Multichip Logic Modules\u201d, Proceedings IEEE Int. Test Conference (ITC\u201982), Philadelphia, PA, USA, pp 200\u2013204"},{"key":"5477_CR6","doi-asserted-by":"crossref","unstructured":"Barford L, Kanevsky V, Kamas L (2004) \u201cBayesian fault diagnosis in large-scale measurement systems\u201d, Proceedings IEEE Instrumentation and Measurement Technology Conference (IMTC\u201904), Como, Italy, Vol. 2, pp 1234\u20131239","DOI":"10.1109\/IMTC.2004.1351288"},{"issue":"3","key":"5477_CR7","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann R (2005) Soft errors in advanced computer systems\u201d. IEEE Design & Test of Comput 22(3):258\u2013266","journal-title":"IEEE Design & Test of Comput"},{"key":"5477_CR8","doi-asserted-by":"crossref","unstructured":"Ben-Gal I (2007) \u201cBayesian Networks\u201d, in Ruggeri F, Faltin F, Kenett R, \u201cEncyclopedia of Statistics in Quality & Reliability\u201d, Wiley & Sons","DOI":"10.1002\/9780470061572.eqr089"},{"issue":"11","key":"5477_CR9","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation\u201d. IEEE Micro 25(11):10\u201316","journal-title":"IEEE Micro"},{"key":"5477_CR10","first-page":"695","volume-title":"\u201cAccelerated ATPG and fault grading via testability analysis\u201d, proceedings IEEE international symposium on circuits and systems (ISCAS\u201985)","author":"F Brglez","year":"1985","unstructured":"Brglez F et al (1985) \u201cAccelerated ATPG and fault grading via testability analysis\u201d, proceedings IEEE international symposium on circuits and systems (ISCAS\u201985). Kyoto, Japan, pp 695\u2013698"},{"key":"5477_CR11","doi-asserted-by":"crossref","unstructured":"Cheng W-T, Sharma M, Rinderknecht T, Lai L, Hill C (2006) \u201cSignature based diagnosis for logic BIST\u201d, Proceedings IEEE Int. Test Conference (ITC\u201906), Santa Clara, CA, USA, pp 1\u20139","DOI":"10.1109\/TEST.2006.297720"},{"issue":"4","key":"5477_CR12","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"Constantinescu C (2003) Trends and challenges in VLSI circuit reliability\u201d. IEEE Micro 23(4):14\u201319","journal-title":"IEEE Micro"},{"key":"5477_CR13","first-page":"111","volume-title":"\u201cStructural in-field diagnosis for random logic circuits\u201d, proceedings european test symposium (ETS\u201911)","author":"A Cook","year":"2011","unstructured":"Cook A, Elm M, Wunderlich H-J, Abelein U (2011) \u201cStructural in-field diagnosis for random logic circuits\u201d, proceedings european test symposium (ETS\u201911). Trondheim, Norway, pp 111\u2013116"},{"key":"5477_CR14","first-page":"285","volume-title":"\u201cDiagnostic test of robust circuits\u201d, proceedings Asian test symposium (ATS\u201911)","author":"A Cook","year":"2011","unstructured":"Cook A, Hellebrand S, Indlekofer T, Wunderlich H-J (2011) \u201cDiagnostic test of robust circuits\u201d, proceedings Asian test symposium (ATS\u201911). New Delhi, India, pp 285\u2013290"},{"key":"5477_CR15","first-page":"1","volume-title":"\u201cDiagnosis of multiple faults with highly compacted test responses\u201d, proceedings 19th IEEE european test symposium (ETS'14)","author":"A Cook","year":"2014","unstructured":"Cook A, Wunderlich H-J (2014) \u201cDiagnosis of multiple faults with highly compacted test responses\u201d, proceedings 19th IEEE european test symposium (ETS'14). Paderborn, Germany, pp 1\u20136"},{"key":"5477_CR16","first-page":"733","volume-title":"\u201cDiagnosing multiple persistent and intermittent faults\u201d, proceedings 21st international joint conference on artificial intelligence (IJCAI'09)","author":"J Kleer De","year":"2009","unstructured":"De Kleer J (2009) \u201cDiagnosing multiple persistent and intermittent faults\u201d, proceedings 21st international joint conference on artificial intelligence (IJCAI'09). Pasadena, California, pp 733\u2013738"},{"key":"5477_CR17","first-page":"1243","volume-title":"\u201cBISD: scan-based built-in self-diagnosis\u201d, proceedings design automation and test in Europe (DATE\u201910)","author":"M Elm","year":"2010","unstructured":"Elm M, Wunderlich H-J (2010) \u201cBISD: scan-based built-in self-diagnosis\u201d, proceedings design automation and test in Europe (DATE\u201910). Dresden, Germany, pp 1243\u20131448"},{"issue":"6","key":"5477_CR18","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2004.85","volume":"24","author":"D Ernst","year":"2004","unstructured":"Ernst D et al (2004) Razor: circuit-level correction of timing errors for Low power operation\u201d. IEEE Micro 24(6):10\u201320","journal-title":"IEEE Micro"},{"key":"5477_CR19","first-page":"147","volume-title":"\u201cA dynamic fault classification scheme\u201d, proceedings european safety and reliability conference (ESREL\u201908)","author":"B Fechner","year":"2008","unstructured":"Fechner B (2008) \u201cA dynamic fault classification scheme\u201d, proceedings european safety and reliability conference (ESREL\u201908). Valencia, Spain, pp 147\u2013153"},{"key":"5477_CR20","first-page":"79","volume-title":"\u201cA rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains\u201d, proceedings 18th IEEE VLSI test symposium (VTS\u201900)","author":"J Ghosh-Dastidar","year":"2000","unstructured":"Ghosh-Dastidar J, Touba NA (2000) \u201cA rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains\u201d, proceedings 18th IEEE VLSI test symposium (VTS\u201900). Montreal, Canada, pp 79\u201385"},{"issue":"1","key":"5477_CR21","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/TCAD.2012.2223467","volume":"32","author":"P Gupta","year":"2013","unstructured":"Gupta P, Agarwal Y, Dolecek L, Dutt N, Gupta RK, Kumar R, Mitra S, Nicolau A, Rosing TS, Srivastava MB, Swanson S, Sylvester D (2013) Underdesigned and opportunistic computing in presence of hardware variability\u201d. IEEE Trans Computer-Aided Design of Integr Circ Syst 32(1):8\u201323","journal-title":"IEEE Trans Computer-Aided Design of Integr Circ Syst"},{"issue":"4\u20135","key":"5477_CR22","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1007\/s10836-009-5109-3","volume":"25","author":"S Holst","year":"2009","unstructured":"Holst S, Wunderlich H-J (2009) Adaptive debug and diagnosis without fault dictionaries\u201d. J Electronic Testing (JETTA) 25(4\u20135):259\u2013268","journal-title":"J Electronic Testing (JETTA)"},{"key":"5477_CR23","doi-asserted-by":"crossref","unstructured":"Indlekofer T, Schnittger M, Hellebrand S (2010) \u201cEfficient Test Response Compaction for Robust BIST Using Parity Sequences\u201d, Proceedings 28th IEEE Int. Conference on Computer Design (ICCD\u201910), Amsterdam, The Netherlands, pp 480\u2013485","DOI":"10.1109\/ICCD.2010.5647648"},{"key":"5477_CR24","first-page":"1","volume-title":"\u201cBlock-level Bayesian diagnosis of analogue electronic circuits\u201d, proceeding design, automation and test in Europe (DATE'10)","author":"S Krishnan","year":"2010","unstructured":"Krishnan S, Doornbos KD, Brand R, Kerkhoff HG (2010) \u201cBlock-level Bayesian diagnosis of analogue electronic circuits\u201d, proceeding design, automation and test in Europe (DATE'10). Dresden, Germany, pp 1\u20136"},{"key":"5477_CR25","first-page":"382","volume-title":"\u201cAn interval-based diagnosis scheme for identifying failing vectors in a scan-BIST environment\u201d, proceedings design, automation and test in Europe (DATE\u201902)","author":"C Liu","year":"2002","unstructured":"Liu C, Chakrabarty K, Goessel M (2002) \u201cAn interval-based diagnosis scheme for identifying failing vectors in a scan-BIST environment\u201d, proceedings design, automation and test in Europe (DATE\u201902). France, Paris, pp 382\u2013386"},{"key":"5477_CR26","first-page":"272","volume-title":"\u201cParametric fault diagnosis for analog circuits using a Bayesian framework\u201d, proceedings 24th IEEE VLSI test symposium (VTS\u201906)","author":"F Liu","year":"2006","unstructured":"Liu F, Nikolov PK, Ozev S (2006) \u201cParametric fault diagnosis for analog circuits using a Bayesian framework\u201d, proceedings 24th IEEE VLSI test symposium (VTS\u201906). CA, USA, Berkeley, pp 272\u2013277"},{"key":"5477_CR27","first-page":"86","volume-title":"\u201cTime redundancy based soft-error tolerant circuits to rescue very deep submicron\u201d, proceedings 17th IEEE VLSI test symposium","author":"M Nicolaidis","year":"1999","unstructured":"Nicolaidis M (1999) \u201cTime redundancy based soft-error tolerant circuits to rescue very deep submicron\u201d, proceedings 17th IEEE VLSI test symposium. San Diego, CA, USA, pp 86\u201394"},{"key":"5477_CR28","first-page":"1","volume-title":"\u201cGRAAL: a New fault tolerant design paradigm for mitigating the flaws of deep nanometric designs\u201d, proceedings IEEE international test conference (ITC\u201907)","author":"M Nicolaidis","year":"2007","unstructured":"Nicolaidis M (2007) \u201cGRAAL: a New fault tolerant design paradigm for mitigating the flaws of deep nanometric designs\u201d, proceedings IEEE international test conference (ITC\u201907). CA, USA, San Jose, pp 1\u201310"},{"key":"5477_CR29","first-page":"173","volume-title":"\u201cOptimized reasoning-based diagnosis for non-random, board-level, production defects\u201d, proceedings IEEE international test conference (ITC\u201905)","author":"C O\u2019Farrill","year":"2005","unstructured":"O\u2019Farrill C, Moakil-Chbany M, Eklow B (2005) \u201cOptimized reasoning-based diagnosis for non-random, board-level, production defects\u201d, proceedings IEEE international test conference (ITC\u201905). Austin, Texas, pp 173\u2013179"},{"key":"5477_CR30","volume-title":"\u201cProbabilistic reasoning in intelligent systems: networks of plausible inference\u201d, revised 2nd printing","author":"J Pearl","year":"1988","unstructured":"Pearl J (1988) \u201cProbabilistic reasoning in intelligent systems: networks of plausible inference\u201d, revised 2nd printing. Morgan Kaufmann Publishers, San Francisco"},{"issue":"3","key":"5477_CR31","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/MDT.2007.77","volume":"24","author":"I Polian","year":"2007","unstructured":"Polian I, Czutro A, Kundu S, Becker B (2007) Power droop testing\u201d. IEEE Design & Test of Computers 24(3):276\u2013284","journal-title":"IEEE Design & Test of Computers"},{"key":"5477_CR32","unstructured":"Przytula KW, Thompson D (2000) \u201cConstruction of Bayesian networks for diagnostics\u201d, Proceedings 2000\u00a0I.E. Aerospace Conference, Big Sky, MT, USA, Vol. 5, pp 193\u2013200"},{"issue":"7","key":"5477_CR33","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1109\/12.780879","volume":"48","author":"J Rajski","year":"1999","unstructured":"Rajski J, Tyszer J (1999) Diagnosis of scan cells in BIST environment\u201d. IEEE Trans Computers 48(7):724\u2013731","journal-title":"IEEE Trans Computers"},{"key":"5477_CR34","first-page":"145","volume-title":"\u201cAnalyzing volume diagnosis results with statistical learning for yield improvement\u201d, proceeding 12th IEEE european test symposium (ETS\u201907)","author":"H Tang","year":"2007","unstructured":"Tang H, Manish S, Rajski J, Keim M, Benware B (2007) \u201cAnalyzing volume diagnosis results with statistical learning for yield improvement\u201d, proceeding 12th IEEE european test symposium (ETS\u201907). Freiburg, Germany, pp 145\u2013150"},{"key":"5477_CR35","first-page":"1078","volume-title":"\u201cA modeling approach for addressing power supply switching noise related failures of integrated circuits\u201d, proceedings design, automation and test in Europe (DATE\u201904)","author":"C Tirumurti","year":"2004","unstructured":"Tirumurti C, Kundu S, Sur-Kolay S, Chang Y-S (2004) \u201cA modeling approach for addressing power supply switching noise related failures of integrated circuits\u201d, proceedings design, automation and test in Europe (DATE\u201904). France, Paris, pp 1078\u20131083"},{"key":"5477_CR36","first-page":"902","volume-title":"\u201cMachine learning-based volume diagnosis\u201d, proceedings design, automation and test in Europe (DATE'09)","author":"S Wang","year":"2009","unstructured":"Wang S, Wei W (2009) \u201cMachine learning-based volume diagnosis\u201d, proceedings design, automation and test in Europe (DATE'09). Nice, France, pp 902\u2013905"},{"key":"5477_CR37","first-page":"249","volume-title":"\u201cEffective diagnostics through interval unloads in a BIST environment\u201d, proceedings 39th design automation conference (DAC\u201902)","author":"P Wohl","year":"2002","unstructured":"Wohl P, Waicukauski JA, Patel S, Maston G (2002) \u201cEffective diagnostics through interval unloads in a BIST environment\u201d, proceedings 39th design automation conference (DAC\u201902). New Orleans, Los Angeles, pp 249\u2013254"},{"key":"5477_CR38","first-page":"5125","volume-title":"\u201cFault diagnosis for power circuits based on SVM within the Bayesian framework\u201d, proceedings world congress on intelligent control and automation (WCICA\u201908)","author":"B Ye","year":"2008","unstructured":"Ye B, Luo Z, Zhang W, Piao C (2008) \u201cFault diagnosis for power circuits based on SVM within the Bayesian framework\u201d, proceedings world congress on intelligent control and automation (WCICA\u201908). Chongqing, China, pp 5125\u20135129"},{"key":"5477_CR39","first-page":"244","volume-title":"\u201cBoard-level fault diagnosis using Bayesian inference\u201d, proceedings 28th IEEE VLSI test symposium (VTS\u201910)","author":"Z Zhang","year":"2010","unstructured":"Zhang Z, Wang Z, Gu X, Chakrabarty K (2010) \u201cBoard-level fault diagnosis using Bayesian inference\u201d, proceedings 28th IEEE VLSI test symposium (VTS\u201910). Santa Cruz, California, pp 244\u2013249"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5477-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-014-5477-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5477-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T21:48:17Z","timestamp":1689544097000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-014-5477-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,30]]},"references-count":39,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["5477"],"URL":"https:\/\/doi.org\/10.1007\/s10836-014-5477-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,30]]}}}