{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T11:57:42Z","timestamp":1648555062720},"reference-count":55,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T00:00:00Z","timestamp":1414713600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1007\/s10836-014-5490-4","type":"journal-article","created":{"date-parts":[[2014,10,30]],"date-time":"2014-10-30T03:42:45Z","timestamp":1414640565000},"page":"763-780","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools"],"prefix":"10.1007","volume":"30","author":[{"given":"Yu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,10,31]]},"reference":[{"issue":"1","key":"5490_CR1","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/54.199801","volume":"10","author":"P Agrawal","year":"1993","unstructured":"Agrawal P, Agrawal V, Seth S. (1993) Generating tests for delay faults in nonscan circuits. IEEE Des. Test Comput. 10 (1):20\u201328","journal-title":"IEEE Des. Test Comput."},{"key":"5490_CR2","doi-asserted-by":"crossref","unstructured":"Agrawal VD, Baik DH, Kim YC, Saluja KK (2003) Exclusive test and its applications to fault diagnosis. In: Proc. 16th international conf. VLSI design, pp 143\u2013148","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"5490_CR3","doi-asserted-by":"crossref","unstructured":"Ahmed N, Ravikumar CP, Tehranipoor M, Plusquellic J (2005) At-speed transition fault testing with low speed scan enable. In: Proc. 23rd IEEE VLSI test symposium, pp 42\u201347","DOI":"10.1109\/VTS.2005.31"},{"issue":"5","key":"5490_CR4","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/TCAD.2006.884405","volume":"26","author":"N Ahmed","year":"2007","unstructured":"Ahmed N, Tehranipoor M, Ravikumar CP, Butler KM (2007) Local at-speed scan enable generation for transition fault testing using low-cost testers. IEEE Trans Comput-Aided Des 26 (5):896\u2013906","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"7","key":"5490_CR5","doi-asserted-by":"crossref","first-page":"922","DOI":"10.1109\/TCAD.2003.814241","volume":"22","author":"ME Amyeen","year":"2003","unstructured":"Amyeen ME, Fuchs WK, Pomeranz I, Boppana V (2003) Fault equivalence identification in combinational circuits using implication and evaluation techniques. IEEE Trans Comput-Aided Des 22 (7):922\u2013936","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR6","unstructured":"Bhatti NK, Blanton RD (2006) Diagnostic test generation for arbitrary faults. In: Proc. international test conf., pp. 1\u20139. Paper 19.2"},{"key":"5490_CR7","doi-asserted-by":"crossref","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits. In: Proc. IEEE international symposium on circuits and systems, pp 1929\u20131934","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"5490_CR8","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran. In: Proc. IEEE international symposium on circuits and systems, pp 677\u2013692"},{"key":"5490_CR9","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer"},{"key":"5490_CR10","doi-asserted-by":"crossref","unstructured":"Camurati P, Medine D, Prinetto P, Reorda MS (1990) A diagnostic test pattern generation algorithm. In: Proc. international test conf., pp 52\u201358","DOI":"10.1109\/TEST.1990.114000"},{"issue":"3","key":"5490_CR11","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/43.594835","volume":"16","author":"SC Chen","year":"1997","unstructured":"Chen SC, Jou JM (1997) Diagnostic fault simulation for synchronous sequential circuits. IEEE Trans Comput-Aided Des 16 (3):299\u2013308","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"3","key":"5490_CR12","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/43.748164","volume":"18","author":"B Chess","year":"1999","unstructured":"Chess B, Larrabee T (1999) Creating small fault dictionaries. IEEE Trans Comput-Aided Des 18 (3):346\u2013356","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR13","unstructured":"Doshi AS (2006) Independence fault collapsing and concurrent test generation. Master\u2019s thesis, Auburn University, ECE Dept."},{"key":"5490_CR14","unstructured":"Doshi AS, Agrawal VD (2005) Independence fault collapsing. In: Proc. 9th VLSI design and test symp., 357\u2013364"},{"key":"5490_CR15","doi-asserted-by":"crossref","unstructured":"Gruning T, Mahlstedt U, Koopmeiners H (1991) DIATEST: a fast diagnostic test pattern generator for combinational circuits. In: Proc. IEEE international conf. computer-aided design, pp 194\u2013 197","DOI":"10.1109\/ICCAD.1991.185229"},{"key":"5490_CR16","unstructured":"Han C, Singh A (2014) On the testing of hazard activated open defects. In: Proc. international test conf., pp 1\u20136, Paper 1.2"},{"key":"5490_CR17","doi-asserted-by":"crossref","unstructured":"Hartanto I, Boppana V, Fuchs WK (1996) Diagnostic fault equivalence identification using redundancy information & structural analysis. In: Proc. international test conf., pp 20\u201325","DOI":"10.1109\/TEST.1996.556974"},{"key":"5490_CR18","unstructured":"Higami Y, Kurose Y, Ohno S, Yamaoka H, Takahashi H, Takamatsu Y, Shimizu Y, Aikyo T (2009) Diagnostic test generation for transition faults using a stuck-at ATPG tool. In: Proc. international test conf., pp 1\u20139, Paper 16.3"},{"key":"5490_CR19","unstructured":"Higami Y, Saluja KK, Takahashi H, Kobayashi SY, Takamatsu Y (2006) Compaction of pass\/fail-based diagnostic test vectors for combinational and sequential circuits. In: Proc. Asia and South Pacific conference on design automation, pp 659\u2013 664"},{"issue":"1","key":"5490_CR20","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/TCAD.2003.816206","volume":"23","author":"LM Huisman","year":"2006","unstructured":"Huisman LM (2006) Diagnosing arbitrary defects in logic designs using single location at a time (SLAT). IEEE Trans Comput-Aid Des 23 (1):91\u2013101","journal-title":"IEEE Trans Comput-Aid Des"},{"issue":"3","key":"5490_CR21","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/43.46805","volume":"9","author":"VS Iyengar","year":"1990","unstructured":"Iyengar VS, Rosen BK, Waicukauski JA (1990) On computing the sizes of detected delay faults. IEEE Trans Comput-Aided Des 9 (3):299\u2013312","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR22","doi-asserted-by":"crossref","unstructured":"Kajihara S, Taniguchi K, Miyase K, Pomeranz I, Reddy SM (2002) Test data compression using don\u2019t-care identification and statistical encoding. In: Proc. 11th IEEE Asian test symposium, pp 67\u201372","DOI":"10.1109\/DELTA.2002.994661"},{"key":"5490_CR23","doi-asserted-by":"crossref","unstructured":"Kajihara S, Taniguchi K, Pomeranz I, Reddy SM (2002) Test data compression using don\u2019t-care identification and statistical encoding, In: Proc. first IEEE international workshop on electronic design, test and applications, pp 413\u2013416","DOI":"10.1109\/DELTA.2002.994661"},{"key":"5490_CR24","unstructured":"Kantipudi KR (2007)Minimizing N-detect tests for combinational circuits. Master\u2019s thesis, Auburn University, ECE Dept."},{"key":"5490_CR25","unstructured":"Kantipudi KR, Agrawal VD (2007) A reduced complexity algorithm for minimizing N-detect tests. In: Proc. 20th international conf. VLSI design, pp 492\u2013497"},{"issue":"5","key":"5490_CR26","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/TCAD.2010.2101750","volume":"30","author":"X Kavousianos","year":"2011","unstructured":"Kavousianos X, Chakrabarty K (2011) Generation of compact stuck-at test sets targeting unmodeled defects. IEEE Trans Comput-Aided Des 30 (5):787\u2013791","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR27","unstructured":"Lavo DB, Larrabee T (2001) Making cause-effect cost effective: low-resolution fault dictionaries. In: Proc. international test conf., pp 278\u2013286"},{"issue":"5","key":"5490_CR28","doi-asserted-by":"crossref","first-page":"932","DOI":"10.1109\/TCAD.2006.884486","volume":"26","author":"Y Lin","year":"2007","unstructured":"Lin Y, Lu F, Cheng KT (2007) Multiple-fault diagnosis based on adaptive diagnostic test pattern generation. IEEE Trans Comput-Aided Des 26 (5):932\u2013942","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR29","unstructured":"Lin YC, Cheng KT (2006) Multiple-fault diagnosis based on single-fault activation and single-output observation. In: Proc. design, automation and test in Europe, pp 424\u2013429"},{"issue":"5","key":"5490_CR30","doi-asserted-by":"crossref","first-page":"610","DOI":"10.1109\/92.894166","volume":"8","author":"AK Majhi","year":"2000","unstructured":"Majhi AK, Agrawal VD, Jacob J, Patnaik LM (2000) Line coverage of path delay faults. IEEE Trans VLSI Syst 8 (5):610\u2013614","journal-title":"IEEE Trans VLSI Syst"},{"key":"5490_CR31","unstructured":"McCluskey EJ, Tseng CW (2000) Stuck-fault tests vs. actual defects. In: Proc international test conf., pp 336\u2013343"},{"key":"5490_CR32","unstructured":"Mentor Graphics (2004) FastScan and FlexTest Reference Manual"},{"key":"5490_CR33","unstructured":"Mentor Graphics (2009) DFTAdvisor Reference Manual"},{"key":"5490_CR34","doi-asserted-by":"crossref","unstructured":"Pomeranz I, Reddy SM (1992) On the generation of small dictionaries for fault location. In: Proc. IEEE\/ACM international conference on computer-aided design, pp 272\u2013279","DOI":"10.1109\/ICCAD.1992.279361"},{"issue":"5","key":"5490_CR35","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1109\/43.845083","volume":"19","author":"I Pomeranz","year":"2000","unstructured":"Pomeranz I, Reddy SM (2000) A diagnostic test generation procedure for synchronous sequential circuits based on test elimination by vector omission for synchronous sequential circuits. IEEE Trans. Comput-Aided Des 19 (5):589\u2013600","journal-title":"IEEE Trans. Comput-Aided Des"},{"key":"5490_CR36","doi-asserted-by":"crossref","unstructured":"Pomeranz I, Reddy SM (2007) Diagnostic test generation based on subsets of faults. In: Proc. 12th IEEE European test symp., pp 151\u2013158","DOI":"10.1109\/ETS.2007.17"},{"issue":"9","key":"5490_CR37","doi-asserted-by":"crossref","first-page":"1700","DOI":"10.1109\/TCAD.2007.895758","volume":"26","author":"I Pomeranz","year":"2007","unstructured":"Pomeranz I, Reddy SM, Venkataraman S (2007) z-diagnosis: a framework for diagnostic fault simulation and test generation utilizing subsets of outputs. IEEE Trans Comput-Aided Des 26 (9):1700\u20131712","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"1","key":"5490_CR38","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/43.559333","volume":"16","author":"AK Pramanick","year":"1997","unstructured":"Pramanick AK, Reddy SM (1997) On the fault coverage of gate delay fault detecting tests. IEEE Trans Comput-Aided Des 16 (1):78\u201394","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR39","unstructured":"Python https:\/\/www.python.org\/download\/releases\/3.4.1\/ . Accessed July 1 2014"},{"key":"5490_CR40","doi-asserted-by":"crossref","unstructured":"Ryan PG, Fuchs WK, Pomeranz I (1993) Fault dictionary compression and equivalence class computation for sequential circuits. In: Proc. IEEE\/ACM international conference on computer-aided design, pp 508\u2013511","DOI":"10.1109\/ICCAD.1993.580105"},{"key":"5490_CR41","unstructured":"Sandireddy RKKR (2005) Hierarchical fault collapsing for logic circuits. Master\u2019s thesis, Auburn University, ECE Dept."},{"key":"5490_CR42","unstructured":"Sandireddy RKKR, Agrawal VD (2005) Diagnostic and detection fault collapsing for multiple output circuits. In: Proc. design, automation and test in Europe, pp 1014\u20131019"},{"key":"5490_CR43","unstructured":"Shukoor MA (2009) Fault detection and diagnostic test set minimization. Master\u2019s thesis, Auburn University, ECE Dept."},{"key":"5490_CR44","unstructured":"Shukoor MA, Agrawal VD (2009) A two phase approach for minimal diagnostic test set generation. In: Proc. European test symp., pp 115\u2013120"},{"issue":"2","key":"5490_CR45","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1007\/s10836-012-5286-3","volume":"28","author":"MA Shukoor","year":"2012","unstructured":"Shukoor MA, Agrawal VD (2012) Diagnostic test set minimization and full-response fault dictionary. J Electron Test Theory Appl 28 (2):177\u2013187","journal-title":"J Electron Test Theory Appl"},{"key":"5490_CR46","doi-asserted-by":"crossref","unstructured":"Veneris A, Chang R, Abadir MS, Amiri M (2004) Fault equivalence and diagnostic test generation using ATPG. In: Proc. international symposium on circuits and systems, pp V\u2013221\u2013V\u2013224","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"5490_CR47","doi-asserted-by":"crossref","unstructured":"Venkataraman S, Hartanto I, Fuchs WK, Rudnick EM, Chakravarty S, Patel JH (1995) Rapid diagnostic fault simulation of stuck-at faults in sequential circuits using compact lists. In: Proc. design automation conference, pp 133\u2013138","DOI":"10.1145\/217474.217519"},{"key":"5490_CR48","doi-asserted-by":"crossref","unstructured":"Wang Z, Marek-Sadowska M, Tsai K-H, Rajski J (2003) Multiple fault diagnosis using n-detection tests. In: Proc. 21st international conference on computer design, pp 198\u2013201","DOI":"10.1109\/ICCD.2003.1240895"},{"issue":"3","key":"5490_CR49","doi-asserted-by":"crossref","first-page":"558","DOI":"10.1109\/TCAD.2005.854624","volume":"25","author":"Z Wang","year":"2006","unstructured":"Wang Z, Marek-Sadowska M, Tsai K-H, Rajski J (2006) Analysis and methodology for multiple-fault diagnosis. IEEE Trans Comput-Aided Des 25 (3):558\u2013575","journal-title":"IEEE Trans Comput-Aided Des"},{"key":"5490_CR50","unstructured":"Yu X, Amyeen ME, Venkataraman S, Guo R, Pomeranz I (2003) Concurrent execution of diagnostic fault simulation and equivalence identification during diagnostic test generation. In: Proc. 21st IEEE VLSI test symp., pp 351\u2013356"},{"key":"5490_CR51","unstructured":"Yu X, Wu J, Rudnick EM (2000) Diagnostic test generation for sequential circuits. In: Proc. international test conf., pp 225\u2013234"},{"key":"5490_CR52","unstructured":"Zhang Y (2012) Diagnostic test pattern generation and fault simulation for stuck-at and transition faults. PhD thesis, Auburn University, ECE Dept."},{"key":"5490_CR53","doi-asserted-by":"crossref","unstructured":"Zhang Y, Agrawal V D (2010) A diagnostic test generation system. In: Proc. international test conf., pp 360\u2013368","DOI":"10.1109\/TEST.2010.5699237"},{"key":"5490_CR54","doi-asserted-by":"crossref","unstructured":"Zhang Y, Agrawal VD (2010) An algorithm for diagnostic fault simulation. In: Proc. 11th IEEE Latin American test workshop, pp 1\u20135","DOI":"10.1109\/LATW.2010.5550345"},{"key":"5490_CR55","doi-asserted-by":"crossref","unstructured":"Zhang Y, Agrawal VD (2011) Reduced complexity test generation algorithms for transition fault diagnosis. In: Proc. 29th IEEE international conf. computer design, pp 96\u2013101","DOI":"10.1109\/ICCD.2011.6081382"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5490-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-014-5490-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5490-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T16:34:04Z","timestamp":1565973244000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-014-5490-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,31]]},"references-count":55,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2014,12]]}},"alternative-id":["5490"],"URL":"https:\/\/doi.org\/10.1007\/s10836-014-5490-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10,31]]}}}