{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:35:03Z","timestamp":1775856903404,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,1,11]],"date-time":"2015-01-11T00:00:00Z","timestamp":1420934400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1007\/s10836-014-5503-3","type":"journal-article","created":{"date-parts":[[2015,1,10]],"date-time":"2015-01-10T09:22:56Z","timestamp":1420881776000},"page":"27-34","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Harzard-Based ATPG for Improving Delay Test Quality"],"prefix":"10.1007","volume":"31","author":[{"given":"Tieqiao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingbo","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,1,11]]},"reference":[{"key":"5503_CR1","unstructured":"Ahmadi R, Najm FN (2003) Timing analysis in presence of power supply and ground voltage variations, Proc. International Conference on Computer Aided Design, pp. 176\u2013183"},{"key":"5503_CR2","doi-asserted-by":"crossref","unstructured":"Ahmed N, Tehranipoor M, Jayaram V (2007) Transition delay fault test pattern generation considering supply voltage noise in a SOC design, Proceedings of the 44th annual conference on Design automation, 04\u201308 June 2007","DOI":"10.1145\/1278480.1278616"},{"key":"5503_CR3","doi-asserted-by":"crossref","unstructured":"Aikyo T, Takahashi H, Higami Y et al (2007) Timing-aware diagnosis for small delay defects, Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 223\u2013234","DOI":"10.1109\/DFT.2007.30"},{"key":"5503_CR4","doi-asserted-by":"crossref","first-page":"1078","DOI":"10.1109\/T-C.1974.223808","volume":"C-23","author":"MA Breuer","year":"1974","unstructured":"Breuer MA (1974) The effects of races, delays, and delay faults on test generation. IEEE Trans Comput C-23:1078\u20131092","journal-title":"IEEE Trans Comput"},{"key":"5503_CR5","unstructured":"Cheng K-T, Devadas S, Keutzer K (1991) Robust delay-fault test generation and synthesis for testability under a standard scan design methodology, Proceedings of the 28th conference on ACM\/IEEE design automation, pp. 80\u201386"},{"key":"5503_CR6","unstructured":"Czutro A, Houarche N, Engelke P et al (2008) A simulator of small-delay faults caused by resistive-open defects, In Proc. 13th European Test Symp, pp. 113\u2013118"},{"issue":"12","key":"5503_CR7","doi-asserted-by":"crossref","first-page":"1559","DOI":"10.1109\/43.180267","volume":"11","author":"S Devadas","year":"1992","unstructured":"Devadas S, Keutzer K (1992) Validatable nonrobust delay-fault-testable circuits via logic synthesis. IEEE Trans CAD 11(12):1559\u20131573","journal-title":"IEEE Trans CAD"},{"key":"5503_CR8","doi-asserted-by":"crossref","unstructured":"Han C, Singh AD (2013) Hazard initialized LOC tests for TDF undetectable CMOS open defects. Proc. Test Symposium (ATS), pp. 189\u2013194","DOI":"10.1109\/ATS.2013.43"},{"key":"5503_CR9","doi-asserted-by":"crossref","unstructured":"Han C, Singh AD (2014) Improving CMOS open defect coverage using hazard activated tests. Proc. VLSI Test Symposium (VTS), pp. 1\u20136","DOI":"10.1109\/VTS.2014.6818740"},{"key":"5503_CR10","doi-asserted-by":"crossref","unstructured":"Krstic A, Cheng K-T (1995) Generation of high quality tests for functional sensitizable paths, Proceedings of the 13th IEEE VLSI Test Symposium (VTS\u201995), pp. 374\u2013379","DOI":"10.1109\/VTEST.1995.512663"},{"key":"5503_CR11","unstructured":"Lee HK, Ha DS (1993) Atalanta: an Efficient ATPG for Combinational Circuits. Technical Report, 93\u201312, Virginia Polytechnic Institute and State University, Blacksburg"},{"key":"5503_CR12","unstructured":"Liu L, Kuang J, Li H (2009) Small delay fault simulation for sequential circuits, In Proc. 15th IEEE PRDC, pp. 63\u201368"},{"key":"5503_CR13","unstructured":"Mao W, Ciletti MD (1990) Arrangement of latches in scan-path design to improve delay fault coverage, in Proc. Int. Test Conf., pp. 387\u2013393"},{"key":"5503_CR14","doi-asserted-by":"crossref","unstructured":"Patil S, Savir J (1992) Skewed-load transition test: part II, coverage. In: Proc. of International Test Conference. Baltimore, pp. 714\u2013722","DOI":"10.1109\/TEST.1992.527893"},{"issue":"10","key":"5503_CR15","doi-asserted-by":"crossref","first-page":"1895","DOI":"10.1109\/TVLSI.2011.2161786","volume":"20","author":"I Pomeranz","year":"2012","unstructured":"Pomeranz I (2012) Generation of mixed test sets for transition faults. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(10):1895\u20131899","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5503_CR16","unstructured":"Pomeranz I (2012) Static test compaction for transition faults under the hazard-based detection conditions, 30th VLSI Test Symposium (VTS), pp. 176\u2013181"},{"key":"5503_CR17","unstructured":"Pomeranz I, Reddy SM (2009) Hazard-based detection conditions for improved transition fault coverage of functional test sequences, 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 358\u2013366"},{"key":"5503_CR18","doi-asserted-by":"crossref","unstructured":"Pomeranz I, Reddy SM (2010) Hazard-based detection conditions for improved transition fault coverage of scan-based tests, IEEE Trans. on VLSI Systems, Feb., pp. 333\u2013337","DOI":"10.1109\/TVLSI.2008.2010216"},{"issue":"3","key":"5503_CR19","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/TVLSI.2008.2011913","volume":"18","author":"I Pomeranz","year":"2010","unstructured":"Pomeranz I, Reddy Sudhakar M (2010) Path selection for transition path delay faults. IEEE Trans Very Large Scale Integr (VLSI) Syst 18(3):401\u2013409","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5503_CR20","unstructured":"Saldanha A, Brayton RK, Sangiovanni-Vincentelli AL (1992) Equivalence of robust delay-fault and single stuck-fault test generation, Proceedings of the 29th ACM\/IEEE conference on Design automation, pp. 173\u2013176, 08\u201312 June 1992"},{"key":"5503_CR21","doi-asserted-by":"crossref","unstructured":"Savir J (1992) Skewed-load transition test: part i, calculus. In: Proc. of the International Test Conference. Baltimore, pp. 705\u2013713","DOI":"10.1109\/TEST.1992.527892"},{"key":"5503_CR22","doi-asserted-by":"crossref","unstructured":"Savir J (1994) On broad-side delay test. In: Proc. of the 12th VLSI Test Symposium. Cherry Hill, pp. 284\u2013290","DOI":"10.1109\/VTEST.1994.292299"},{"key":"5503_CR23","doi-asserted-by":"crossref","unstructured":"Savir J, Patil S (1993) Scan-based transition test. IEEE Trans CAD of Integr Circ Syst, pp. 1232\u20131241","DOI":"10.1109\/43.238615"},{"key":"5503_CR24","unstructured":"Smith GL (1985) Model for dealy faults based upon paths. In Proceedings of the International Testing Conference, pp. 342\u2013349"},{"key":"5503_CR25","doi-asserted-by":"crossref","unstructured":"Wang S, Liu X, Chakradhar ST (2004) Hybrid delay scan: a low hardware overhead scan based delay test technique for high fault coverage and compact test sets, in Proc. Design Automation and Test in Europe Conference, pp. 1296\u20131301","DOI":"10.1109\/DATE.2004.1269074"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5503-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-014-5503-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-014-5503-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,19]],"date-time":"2019-08-19T14:19:59Z","timestamp":1566224399000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-014-5503-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,11]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,2]]}},"alternative-id":["5503"],"URL":"https:\/\/doi.org\/10.1007\/s10836-014-5503-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1,11]]}}}