{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T20:35:48Z","timestamp":1648758948493},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s10836-015-5516-6","type":"journal-article","created":{"date-parts":[[2015,4,18]],"date-time":"2015-04-18T02:41:13Z","timestamp":1429324873000},"page":"127-138","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Digital Calibration for 8-bit Delay Line ADC Using Harmonic Distortion Correction"],"prefix":"10.1007","volume":"31","author":[{"given":"Hsun-Cheng","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,4,19]]},"reference":[{"key":"5516_CR1","doi-asserted-by":"crossref","unstructured":"Abo AM, Gray PR (1999) A 1.5-V, 10-bit, 14.3-MS\/s CMOS pipeline analog-to-digital converter. In: IEEE J Solid-State Circ, vol 34, no 5, pp 599\u2013606","DOI":"10.1109\/4.760369"},{"key":"5516_CR2","unstructured":"Boulemnakher M, Andre E, Roux J, Paillardet F (2008) A 1.2 V 4.5 mW 10b 100MS\/s pipeline ADC in a 65nm CMOS. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 08). IEEE, pp 250\u2013611"},{"key":"5516_CR3","unstructured":"Chai Y, Wu JT (2012) A 5.37 mW 10b 200MS\/s dual-path pipelined ADC. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 12), pp 462\u2013464"},{"key":"5516_CR4","doi-asserted-by":"crossref","unstructured":"Chiu Y, Tsang CW, Nikolic B, Gray PR (2004) Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. In: IEEE Trans Circ Syst I: Regular Papers, vol 51, no 1, pp 38\u201346","DOI":"10.1109\/TCSI.2003.821306"},{"key":"5516_CR5","doi-asserted-by":"crossref","unstructured":"Chu J, Brooks L, Lee HS (2010) A zero-crossing based 12b 100MS\/s pipelined ADC with decision boundary gap estimation calibration. In: IEEE International VLSI Circuits (VLSIC 10)","DOI":"10.1109\/VLSIC.2010.5560285"},{"key":"5516_CR6","unstructured":"Lee H-C, Abraham JA (2013) Digital calibration for 8-bit delay line ADC using harmonic distortion correction. In: 22nd Asian Test Symposium. (ATS 13), pp 128\u2013133"},{"key":"5516_CR7","unstructured":"Lee H-C, Abraham JA (2014) Harmonic distortion correction for 8-bit delay line ADC using gray code distortion correction. In: 15th Latin American Test Workshop. (LATW 14), pp 1\u20134"},{"key":"5516_CR8","doi-asserted-by":"crossref","unstructured":"Henzler S, Koeppe S, Lorenz D, Kamp W, Kuenemund R, Schmitt-Landsiedel D (2008) A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion. In: IEEE J Solid-State Circ, vol 43, no 7, pp 1666\u2013 1676","DOI":"10.1109\/JSSC.2008.922712"},{"key":"5516_CR9","doi-asserted-by":"crossref","unstructured":"Li G, Tousi Y, Hassibi A, Afshari E (2009) Delay-line-based analog-to-digital converters. In: IEEE Trans Circ Syst II: Express Briefs, vol 56, no 6, pp 464\u2013468","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"5516_CR10","doi-asserted-by":"crossref","unstructured":"Liu C-C, Chang SJ, Huang GY, Lin YZ (2010) A 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure. In: IEEE J Solid-State Circ, vol 45, no 4, pp 731\u2013 740","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"5516_CR11","unstructured":"Liu C-C, Chang SJ, Huang GY, Lin YZ, Huang CM, Huang CH, Bu L, Tsai CC (2010) A 10b 100MS\/s 1.13 mW SAR ADC with binary-scaled error compensation. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 10), pp 386\u2013387"},{"key":"5516_CR12","doi-asserted-by":"crossref","unstructured":"Panigada A, Galton I (2006) Digital background correction of harmonic distortion in pipelined ADCs. In: IEEE Trans Circ Syst I: Regular Papers, vol 53, no 9, pp 1885\u20131895","DOI":"10.1109\/TCSI.2006.880034"},{"key":"5516_CR13","doi-asserted-by":"crossref","unstructured":"Panigada A, Galton I (2009) A 130 mw 100 ms\/s pipelined ADC with 69 db sndr enabled by digital harmonic distortion correction. In: IEEE J Solid-State Circ, vol 44, no 12, pp 3314\u20133328","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"5516_CR14","unstructured":"Rabaey J, Chandrakasan A, Nikoli\u0107 B (2003) Digital integrated circuits. Prentice Hall"},{"key":"5516_CR15","unstructured":"Siragusa E, Galton I (2004) A digitally enhanced 1.8 v 15 b 40 ms\/s CMOS pipelined ADC. In: IEEE International Solid-State Circuits, Digest of Technical Papers. (ISSCC 04), pp 452\u2013 538"},{"key":"5516_CR16","doi-asserted-by":"crossref","unstructured":"Song H, Jeong DK (2010) Analysis and design of fast settling voltage-controlled delay line with dual-input interpolating delay cells. In: Electron Lett, vol 46, no 11, pp 749\u2013750","DOI":"10.1049\/el.2010.0463"},{"key":"5516_CR17","doi-asserted-by":"crossref","unstructured":"Tousi Y, Afshari E (2011) A Miniature 2 mW 4 bit 1.2 GS\/s Delay-Line-Based ADC in 65 nm CMOS. In: IEEE J Solid-State Circ, vol 46, no 10, pp 2312\u20132325","DOI":"10.1109\/JSSC.2011.2162186"},{"key":"5516_CR18","unstructured":"Verbruggen B, Craninckx J, Kuijk M, Wambacq P, Van der Plas G (2008) A 2.2 mW 5b 1.75 GS\/s folding flash ADC in 90nm digital CMOS. In: IEEE International Solid-State Circuits Conference, Digest of Technical Papers. (ISSCC 08), pp 252\u2013 611"},{"key":"5516_CR19","unstructured":"Verbruggen B, Iriguchi M, Craninckx J (2012) A 1.7 mW 11b 250MS\/s 2 \u00d7 interleaved fully dynamic pipelined SAR ADC in 40nm digital CMOS. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 12), pp 466\u2013468"},{"key":"5516_CR20","doi-asserted-by":"crossref","unstructured":"Watanabe T, Mizuno T, Makino Y (2003) An all-digital analog-to-digital converter with 12- \u03bcV\/LSB using moving-average filtering. In: IEEE J Solid-State Circ, vol 38, no 1, pp 120\u2013125","DOI":"10.1109\/JSSC.2002.806263"},{"key":"5516_CR21","unstructured":"Yoshioka M, Ishikawa K, Takayama T, Tsukamoto S (2010) A 10b 50MS\/s 820 \u03bcW SAR ADC with on-chip digital calibration. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 10), pp 384\u2013385"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5516-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-015-5516-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5516-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T18:54:01Z","timestamp":1566586441000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-015-5516-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["5516"],"URL":"https:\/\/doi.org\/10.1007\/s10836-015-5516-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}