{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T21:40:50Z","timestamp":1648590050291},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2015,11,13]],"date-time":"2015-11-13T00:00:00Z","timestamp":1447372800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1007\/s10836-015-5546-0","type":"journal-article","created":{"date-parts":[[2015,11,13]],"date-time":"2015-11-13T08:48:07Z","timestamp":1447404487000},"page":"427-441","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Performance Degradation Tolerance Analysis and Design for Effective Yield Enhancement"],"prefix":"10.1007","volume":"31","author":[{"given":"Tong-Yu","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Chih-Hao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chun-Wei","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Shu-Yu","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Tsung-Liang","family":"Chih","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,11,13]]},"reference":[{"key":"5546_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal A, Paul BC, Roy K (2004) A novel fault tolerant cache to improve yield in nanometer technologies. Proc Int On-Line Test Symp 149\u2013154","DOI":"10.1109\/OLT.2004.1319673"},{"key":"5546_CR2","doi-asserted-by":"crossref","unstructured":"Almukhaizim S, Petrov P, Orailoglu A (2001) Faults in processor control subsystems: testing correctness and performance faults in the data prefetching unit. Proc Asian Test Symp 319\u2013324","DOI":"10.1109\/ATS.2001.990303"},{"key":"5546_CR3","unstructured":"Almukhaizim S, Petrov P, Orailoglu A (2001) Low-cost, software-based self-test methodologies for pdf in processor control sub-systems. Proc IEEE Conf Custom Integr Circ 263\u2013266"},{"key":"5546_CR4","doi-asserted-by":"crossref","unstructured":"Almukhaizim S, Verdel T, Makris Y (2003) Cost-effective graceful degradation in speculative processor subsystems: the branch prediction case. Proc Int Conf Comput Des 194\u2013197","DOI":"10.1109\/ICCD.2003.1240894"},{"key":"5546_CR5","doi-asserted-by":"crossref","unstructured":"Almukhaizim S, Sinaoglu O (2011) Error-resilient design of branch predictors for effective yield improvement. Proc Latin Am Test Workshop 1\u20136","DOI":"10.1109\/LATW.2011.5985910"},{"issue":"2","key":"5546_CR6","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) SimpleScalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367","journal-title":"Computer"},{"key":"5546_CR7","doi-asserted-by":"crossref","unstructured":"Baneres D, Cortadella J, Kishinevsky M (2009) Variable-latency design by function speculation. Proc Des Autom Test Eur Conf 1704\u20131709","DOI":"10.1109\/DATE.2009.5090937"},{"key":"5546_CR8","doi-asserted-by":"crossref","unstructured":"Bernardi P, Ciganda L, Grosso M, Sanchez E, Reorda M (2012) A SBST strategy to test microprocessors\u2019 branch target buffer. Proc Int Symp Des Diagn Electron Circ Syst 306\u2013311","DOI":"10.1109\/DDECS.2012.6219079"},{"key":"5546_CR9","unstructured":"Box P (1998) Performance test case generation for microprocessors. Proc VLSI Test Symp 54\u201359"},{"key":"5546_CR10","unstructured":"Burtscher M (2000) Improving context-based load value prediction. PhD dissertation, University of Colorado"},{"issue":"7","key":"5546_CR11","first-page":"759","volume":"51","author":"M Burtscher","year":"2002","unstructured":"Burtscher M, Zorn BG (2002) Hybrid load-value predictors. IEEE Trans Commun 51(7):759\u2013774","journal-title":"IEEE Trans Commun"},{"key":"5546_CR12","doi-asserted-by":"crossref","unstructured":"Burtscher M, Diwan A, Hauswirth M (2002) Static load classification for improving the value predictability of data-cache misses. Proc ACM Conf Program Lang Des Implement 222\u2013233","DOI":"10.1145\/512529.512556"},{"key":"5546_CR13","doi-asserted-by":"crossref","unstructured":"Cilardo A (2009) A new speculative addition architecture suitable for two\u2019s complement operations. Proc Des Autom Test Eur Conf 664\u2013669","DOI":"10.1109\/DATE.2009.5090749"},{"key":"5546_CR14","doi-asserted-by":"crossref","unstructured":"Feng S, Gupta S, Ansari A, Mahlke S (2010) Shoestring: probabilistic soft error reliability on the cheap. Proc Archit Support Program Lang Oper Syst 385\u2013396","DOI":"10.1145\/1736020.1736063"},{"key":"5546_CR15","doi-asserted-by":"crossref","unstructured":"Foutris N, Gizopoulos D, Psarakis M, Vera X, Gonzalez A (2011) Accelerating microprocessor silicon validation by exposing ISA diversity. Proc Int Symp Microarchit 386\u2013397","DOI":"10.1145\/2155620.2155666"},{"key":"5546_CR16","doi-asserted-by":"crossref","unstructured":"Foutris N, Gizopoulos D, Kalamatianos J, Sridharan V (2013) Assessing the impact of hard faults in performance components of modern microprocessors. Proc Int Conf Comput Des","DOI":"10.1109\/ICCD.2013.6657044"},{"key":"5546_CR17","doi-asserted-by":"crossref","unstructured":"Foutris N, Gizopoulos D, Kalamatianos J, Sridharan V (2013) Measuring the performance impact of permanent faults in modern microprocessor architectures. Proc Int On-Line Test Symp","DOI":"10.1109\/IOLTS.2013.6604075"},{"key":"5546_CR18","unstructured":"Hennessy JL, Patterson DA (2011) Computer architecture: a quantitative approach, 5th edn. Morgan Kaufman Publishers"},{"key":"5546_CR19","doi-asserted-by":"crossref","unstructured":"Hsieh T-Y, Breuer MA , Annavaram M, Gupta SK, Lee K-J (2009) Tolerance of performance degrading faults for effective yield improvement. Proc Int Test Conf 1\u201310","DOI":"10.1109\/TEST.2009.5355594"},{"key":"5546_CR20","author":"T-Y Hsieh","year":"2015","unstructured":"Hsieh T-Y, Wang C-H, Chih T-L, Chi Y-H (2015) A performance degradation tolerable cache design by exploiting memory hierarchies. IEEE Trans VLSI Syst. doi: 10.1109\/TVLSI.2015.2410218","journal-title":"IEEE Trans VLSI Syst"},{"key":"5546_CR21","unstructured":"Hyunjin L, Sangyeun C, Childers BR (2007) Performance of graceful degradation for cache faults. Proc IEEE Comput Soc Annu Symp VLSI 409\u2013415"},{"issue":"12","key":"5546_CR22","doi-asserted-by":"crossref","first-page":"1883","DOI":"10.1109\/TCAD.2009.2032375","volume":"28","author":"Z Jiang","year":"2009","unstructured":"Jiang Z, Gupta SK (2009) Threshold testing: improving yield for nanoscale VLSI. IEEE Trans Comput Aided Des Integr Circ Syst 28(12):1883\u20131895","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"3","key":"5546_CR23","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/s10836-013-5360-5","volume":"29","author":"N Karimi","year":"2013","unstructured":"Karimi N, Maniatakos M, Tirumurti C, Makris Y (2013) On the impact of performance faults in modern microprocessors. J Electron Test Theory Appl 29(3):351\u2013366","journal-title":"J Electron Test Theory Appl"},{"issue":"4","key":"5546_CR24","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1109\/TCAD.2010.2095630","volume":"30","author":"J Lee","year":"2011","unstructured":"Lee J, Shrivastava A (2011) Static analysis of register file vulnerability. IEEE Trans CAD 30(4):607\u2013616","journal-title":"IEEE Trans CAD"},{"issue":"5","key":"5546_CR25","doi-asserted-by":"crossref","first-page":"754","DOI":"10.1109\/TCAD.2011.2179036","volume":"31","author":"K-J Lee","year":"2012","unstructured":"Lee K-J, Hsieh T-Y, Breuer MA (2012) Efficient over-detection elimination of acceptable faults for yield improvement. IEEE Trans Comput Aided Des Integr Circ Syst 31(5):754\u2013764","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"9","key":"5546_CR26","first-page":"1260","volume":"60","author":"M Maniatakos","year":"2011","unstructured":"Maniatakos M, Karimi N, Tirumurti C, Jas A, Makris Y (2011) Instruction-level impact analysis of low-level faults in a modern microprocessor controller. IEEE Trans Commun 60(9):1260\u20131273","journal-title":"IEEE Trans Commun"},{"key":"5546_CR27","unstructured":"McFarling S, (1993) Combining branch predictors. WRL Technical Note TN-36, Digital Equipment Corporation"},{"issue":"6","key":"5546_CR28","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/MM.2003.1261389","volume":"23","author":"SS Mukherjee","year":"2003","unstructured":"Mukherjee SS, Weaver CT, Emer J, Reinhardt SK, Austin T (2003) Measuring architectural vulnerability factors. IEEE Micro 23(6):70\u201375","journal-title":"IEEE Micro"},{"key":"5546_CR29","unstructured":"Patterson DA, Hennessy JL (2014) Computer organization and design: the hardware\/software interface, 5th edn. Morgan Kaufman Publishers"},{"key":"5546_CR30","unstructured":"Perais A, Seznec A (2012) Revisiting value prediction. Technical Report, INRIA"},{"issue":"3","key":"5546_CR31","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MDT.2010.120","volume":"28","author":"I Polian","year":"2011","unstructured":"Polian I, Hayes JP (2011) Selective hardening: toward cost-effective error tolerance. IEEE Des Test Comput 28(3):54\u201363","journal-title":"IEEE Des Test Comput"},{"key":"5546_CR32","doi-asserted-by":"crossref","unstructured":"Shahidi S, Gupta SK (2008) Multi-vector tests: a path to perfect error-rate testing. Proc Des Autom Test Eur Conf Exhib 1599\u20131604","DOI":"10.1145\/1403375.1403662"},{"key":"5546_CR33","unstructured":"Sanchez E, Reorda M, Tonda A (2011) On the functional test of branch prediction units based on the branch history table architecture. Proc Int Conf VLSI Syst-on-Chip 278\u2013283"},{"key":"5546_CR34","doi-asserted-by":"crossref","unstructured":"Sazeides Y, Smith JE (1997) The predictability of data values. Proc Int Conf Microarchit 248\u2013258","DOI":"10.1109\/MICRO.1997.645815"},{"key":"5546_CR35","unstructured":"SPEC benchmarks website, www.spec.org\/benchmarks.html"},{"key":"5546_CR36","doi-asserted-by":"crossref","unstructured":"Verma AK, Brisk P, Ienne P (2008) Variable latency speculative addition: a new paradigm for arithmetic circuit design. Proc Des Autom Test Eur Conf 1250\u20131255","DOI":"10.1145\/1403375.1403679"},{"issue":"2","key":"5546_CR37","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1145\/1273440.1250719","volume":"35","author":"NJ Wang","year":"2007","unstructured":"Wang NJ, Mahesri A, Patel SJ (2007) Examining ACE analysis reliability estimates using fault injection. ACM SIGARCH Comput Archit News 35(2):460\u2013469","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"5546_CR38","doi-asserted-by":"crossref","unstructured":"Wang L-T, Stroud CE, Touba NA (2008) System on chip test architectures. Morgan Kaufmann","DOI":"10.1016\/B978-012373973-5.50007-3"},{"key":"5546_CR39","doi-asserted-by":"crossref","unstructured":"Yourst M (2007) PTLsim: a cycle-accurate full system \u00d786-64 microarchitectural simulator. Proc Int Symp Perform Anal Syst Softw 23\u201334","DOI":"10.1109\/ISPASS.2007.363733"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5546-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-015-5546-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5546-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T14:09:37Z","timestamp":1567346977000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-015-5546-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,13]]},"references-count":39,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["5546"],"URL":"https:\/\/doi.org\/10.1007\/s10836-015-5546-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11,13]]}}}