{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,25]],"date-time":"2023-07-25T08:00:49Z","timestamp":1690272049888},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2015,11,14]],"date-time":"2015-11-14T00:00:00Z","timestamp":1447459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1007\/s10836-015-5549-x","type":"journal-article","created":{"date-parts":[[2015,11,14]],"date-time":"2015-11-14T07:01:03Z","timestamp":1447484463000},"page":"561-568","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology"],"prefix":"10.1007","volume":"31","author":[{"given":"Lixiang","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiong","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Newton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,14]]},"reference":[{"issue":"6","key":"5549_CR1","doi-asserted-by":"crossref","first-page":"2585","DOI":"10.1109\/TNS.2011.2172221","volume":"58","author":"JR Ahlbin","year":"2011","unstructured":"Ahlbin JR, Atkinson NM, Gadlage MJ, Gaspard NJ, Bhuva BL, Loveless TD, Zhang EX, Chen L, Massengill LW (2011) Influence of n-well contact area on the pulse width of single-event transients. IEEE Trans Nucl Sci 58(6):2585\u20132590","journal-title":"IEEE Trans Nucl Sci"},{"key":"5549_CR2","doi-asserted-by":"crossref","unstructured":"Amusan OA, Massengill LW, Baze MP, Bhuva BL, Witulski AF, Black JD, Balasubramanian A, Casey MC, Black DA, Ahlbin JR, Reed RA, McCurdy MW (2008) Mitigation techniques for single-event-induced charge sharing in a 90-nm bulk CMOS process. Proc IEEE Int Reliability Phys Symp 468\u2013472","DOI":"10.1109\/RELPHY.2008.4558930"},{"issue":"3","key":"5549_CR3","doi-asserted-by":"crossref","first-page":"582\u00a8C","DOI":"10.1109\/TDMR.2008.2000892","volume":"8","author":"OA Amusan","year":"2008","unstructured":"Amusan OA, Massengill LW, Baze MP, Sternberg AL, Witulski AF, Bhuva BL, Black JD (2008) Single event upsets in deep-submicrometer technologies due to charge sharing. IEEE Trans Device Mater Reliab 8(3):582\u00a8C\u2013589","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"6","key":"5549_CR4","doi-asserted-by":"crossref","first-page":"3253","DOI":"10.1109\/TNS.2006.884788","volume":"53","author":"OA Amusan","year":"2006","unstructured":"Amusan OA, Witulski AF, Massengill LW, Bhuva BL, Fleming PR, Alles ML, Sternberg AL, Black JD, Schrimpf RD (2006) Charge collection and charge sharing in a 130-nm CMOS technology. IEEE Trans Nucl Sci 53(6):3253\u20133258","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5549_CR5","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/TNS.2010.2097278","volume":"58","author":"NM Atkinson","year":"2011","unstructured":"Atkinson NM, Witulski AF, Holman WT (2011) Layout technique for single-event transient mitigation via pulse quenching. IEEE Trans Nucl Sci 58(3):885\u2013890","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5549_CR6","doi-asserted-by":"crossref","first-page":"2258","DOI":"10.1109\/TNS.2009.2012426","volume":"56","author":"JL Autran","year":"2009","unstructured":"Autran JL, Roche P, Sauze S, Gasiot G, Munteanu D, Loaiza P, Zampaolo M, Borel J (2009) Altitude and underground real-time SER characterization of CMOS 65\u00a0nm SRAM. IEEE Trans Nucl Sci 56(4):2258\u20132266","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5549_CR7","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1109\/TNS.2007.892119","volume":"54","author":"MA Bajura","year":"2007","unstructured":"Bajura MA, Boulghassoul Y, Naseer R, DasGupta S, Witulski AF, Sondeen J, Stansberry SD, Draper JT, Massengill LW, Damoulakis JN (2007) Models and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs. IEEE Trans Nucl Sci 54(4):935\u2013945","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5549_CR8","doi-asserted-by":"crossref","first-page":"2943","DOI":"10.1109\/TNS.2008.2007231","volume":"55","author":"JD Black","year":"2008","unstructured":"Black JD, Ball DR, Robinson WH, Fleetwood DM, Schrimpf RD, Reed RA, Black DA, Warren KM, Tipton AD, Dodd PE, Haddad NF, Xapsos MA, Kim HS, Friendlich M (2008) Characterizing SRAM single event upset in terms of single and multiple node charge collection. IEEE Trans Nucl Sci 55(6):2943\u20132947","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5549_CR9","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5549_CR10","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"key":"5549_CR11","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/4.16301","volume":"24","author":"K Furutani","year":"1989","unstructured":"Furutani K, Arimoto K, Miyamoto H, Kobayashi T, Yasuda K, Mashiko K (1989) A built-in hamming code ECC circuit for DRAM\u2019s. IEEE J Solid State Circuits 24:50\u201356","journal-title":"IEEE J Solid State Circuits"},{"issue":"7","key":"5549_CR12","doi-asserted-by":"crossref","first-page":"1994","DOI":"10.1109\/TCSI.2014.2304658","volume":"61","author":"J Guo","year":"2014","unstructured":"Guo J, Xiao L, Mao Z (2014) Novel low-power and highly reliable radiation hardened memory cell for 65\u00a0nm CMOS technology. IEEE Trans Circuits Syst I, Reg Papers 61(7):1994\u20132001","journal-title":"IEEE Trans Circuits Syst I, Reg Papers"},{"issue":"4","key":"5549_CR13","doi-asserted-by":"crossref","first-page":"2782","DOI":"10.1109\/TNS.2013.2273437","volume":"60","author":"K Lilja","year":"2013","unstructured":"Lilja K, Bounasser M, Wen S, Wong R, Holst J, Gaspard N, Jagannathan S, Loveless D, Bhuva B (2013) Single-event performance and layout optimization of flip-flops in a 28-nm bulk technology. IEEE Trans Nucl Sci 60(4):2782\u20132788","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5549_CR14","doi-asserted-by":"crossref","first-page":"1008","DOI":"10.1109\/TNS.2011.2123918","volume":"58","author":"TD Loveless","year":"2011","unstructured":"Loveless TD, Jagannathan S, Reece T, Chetia J, Bhuva BL, Massengill LW, Wen S-J, Wong R, Rennie D (2011) Neutron- and proton-induced SEU error rates for D- and DICE flip\/flop designs at a 40\u00a0nm technology node. IEEE Trans Nucl Sci 58(3):1008\u20131014","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5549_CR15","doi-asserted-by":"crossref","first-page":"2132","DOI":"10.1109\/TNS.2005.860684","volume":"52","author":"BD Olson","year":"2005","unstructured":"Olson BD, Ball DR, Warren KM, Massengill LW, Haddad NF, Doyle SE, McMorrow D (2005) Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design. IEEE Trans Nucl Sci 52(6):2132\u20132136","journal-title":"IEEE Trans Nucl Sci"},{"key":"5549_CR16","unstructured":"Robust Chip Inc. (2008) Layout method for soft-error hard electronics, and radiation hardened logic cell, USA US12\/354,655, patent pending"},{"key":"5549_CR17","unstructured":"Robust Chip Inc. (2009) Soft-error hard electronic circuit and layout, USA US12\/763,139, patent pending"},{"key":"5549_CR18","unstructured":"Robust Chip Inc. accuro user\u2019s manual version 8.5"},{"key":"5549_CR19","doi-asserted-by":"crossref","first-page":"2074","DOI":"10.1109\/TNS.2013.2254722","volume":"60","author":"JR Schwank","year":"2013","unstructured":"Schwank JR, Shaneyfelt MR, Dodd PE (2013) Radiation hardness assurance testing of microelectronic devices and integrated circuits: radiation environments, physical mechanisms, and foundations for hardness assurance. IEEE Trans Nucl Sci 60:2074\u20132100","journal-title":"IEEE Trans Nucl Sci"},{"key":"5549_CR20","doi-asserted-by":"crossref","unstructured":"Seifert N, Gill B, Zia V, Zhang M, Ambrose V (2007) On the scalability of redundancy based SER mitigation schemes. Proc IEEE Int Conf Integr Circuit Des Technol 1\u20139","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"5549_CR21","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1109\/JSSC.1987.1052826","volume":"SC-22","author":"J Yamada","year":"1987","unstructured":"Yamada J (1987) Selector-line merged built-in ECC technique for DRAM\u2019s. IEEE J Solid State Circuits SC-22:868\u2013873","journal-title":"IEEE J Solid State Circuits"},{"key":"5549_CR22","doi-asserted-by":"crossref","unstructured":"Zhu M, Xiao L, Li S, Zhang Y, (2010) Efficient two-dimensional error codes for multiple bit upsets mitigation in memory. Proc IEEE 25th Int Symp Defect Fault Tolerance VLSI Syst 129\u2013135","DOI":"10.1109\/DFT.2010.22"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5549-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-015-5549-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5549-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T02:04:48Z","timestamp":1559268288000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-015-5549-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,14]]},"references-count":22,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["5549"],"URL":"https:\/\/doi.org\/10.1007\/s10836-015-5549-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11,14]]}}}