{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T15:11:17Z","timestamp":1784646677935,"version":"3.55.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2015,11,17]],"date-time":"2015-11-17T00:00:00Z","timestamp":1447718400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61504038"],"award-info":[{"award-number":["61504038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1007\/s10836-015-5551-3","type":"journal-article","created":{"date-parts":[[2015,11,17]],"date-time":"2015-11-17T04:58:49Z","timestamp":1447736329000},"page":"537-548","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":78,"title":["Double Node Upsets Hardened Latch Circuits"],"prefix":"10.1007","volume":"31","author":[{"given":"Yuanqing","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suying","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Yan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyuan","family":"Gao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiangtao","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,11,17]]},"reference":[{"issue":"6","key":"5551_CR1","doi-asserted-by":"crossref","first-page":"3253","DOI":"10.1109\/TNS.2006.884788","volume":"53","author":"O. A. Amusan","year":"2006","unstructured":"Amusan OA, Witulski AF, Massengill LW, Bhuva BL, Fleming PR, Alles ML, Sternberg AL, Black JD, Schrimpf RD (2006) Charge collection and charge sharing in a 130\u00a0nm CMOS technology. IEEE Trans Nucl Sci 53(6):3253\u20133258","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR2","doi-asserted-by":"crossref","first-page":"2531","DOI":"10.1109\/TNS.2005.860719","volume":"52","author":"A. Balasubramanian","year":"2005","unstructured":"Balasubramanian A, Bhuva BL, Black JD, Massengill LW (2005) RHBD techniques for mitigating effects of single-event hits using guard-gate. IEEE Trans Nucl Sci 52(6):2531\u20132535","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5551_CR3","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/7298.946456","volume":"1","author":"R. C. Baumann","year":"2001","unstructured":"Baumann RC (2001) Soft errors in advanced semiconductor devices\u2014part I: the three radiation sources. IEEE Trans Device Mater Rel 1(1):17\u201322","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"1","key":"5551_CR4","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/TDMR.2012.2206814","volume":"14","author":"Marco D\u2019Alessio","year":"2014","unstructured":"D\u2019Alessio M, Ottavi M, Lombardi F (2014) Design of a nanometric CMOS memory cell for hardening to a single event with a multiple-node upset. IEEE Trans Device Mater Rel 14(1):127\u2013132","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"6","key":"5551_CR5","doi-asserted-by":"crossref","first-page":"2120","DOI":"10.1109\/TNS.2005.860678","volume":"52","author":"M. J. Gadlage","year":"2005","unstructured":"Gadlage MJ, Eaton PH, Benedetto JM, Turflinger TL (2005) Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process. IEEE Trans Nucl Sci 52(6):2120\u20132124","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR6","first-page":"3336","volume":"57","author":"Matthew J. Gadlage","year":"2010","unstructured":"Gadlage MJ, Ahlbin JR, Narasimham B, Bhuva BL, Massengill LW, Reed RA, Schrimpf RD, Vizkelethy G (2010) Scaling trends in SET pulse widths in sub-100\u00a0nm bulk CMOS processes. IEEE Trans Nucl Sci 57(6):3336\u20133341","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR7","doi-asserted-by":"crossref","first-page":"3499","DOI":"10.1109\/TNS.2009.2033796","volume":"56","author":"D. F. Heidel","year":"2009","unstructured":"Heidel DF, Marshall PW, Pellish JA, Rodbell KP, LaBel KA, Schwank JR, Rauch SE, Hakey MC, Berg MD, Castaneda CM, Dodd PE, Friendlich MR, Phan AD, Seidleck CM, Shaneyfelt MR, Xapsos MA (2009) Single-event upsets and multiple-bit upsets on a 45\u00a0nm SOI SRAM. IEEE Trans Nucl Sci 56(6):3499\u20133504","journal-title":"IEEE Trans Nucl Sci"},{"key":"5551_CR8","unstructured":"iROC Technologies (2014) TFIT reference manual, software version:4.0"},{"key":"5551_CR9","doi-asserted-by":"crossref","unstructured":"Katsarou K, Tsiatouhas Y (2014) Double node charge sharing SEU tolerant latch design. In: Proceedings of the IEEE International On-Line Testing Symposium (IOLTS): 122\u2013127","DOI":"10.1109\/IOLTS.2014.6873683"},{"issue":"4","key":"5551_CR10","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1049\/el.2014.4374","volume":"51","author":"K. Katsarou","year":"2015","unstructured":"Katsarou K, Tsiatouhas Y (2015) Soft error interception latch: double node charge sharing SEU tolerant design. Electron Lett 51(4):330\u2013332","journal-title":"Electron Lett"},{"issue":"6","key":"5551_CR11","doi-asserted-by":"crossref","first-page":"3392","DOI":"10.1109\/TNS.2006.886199","volume":"53","author":"J. E. Knudsen","year":"2006","unstructured":"Knudsen JE, Clark LT (2006) An area and power efficient radiation hardened by design flip-flop. IEEE Trans Nucl Sci 53(6):3392\u20133399","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5551_CR12","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1109\/TNS.2008.2000480","volume":"55","author":"R. C. Lacoe","year":"2009","unstructured":"Lacoe RC (2009) Improving integrated circuit performance through the application of hardness-by-design methodology. IEEE Trans Nucl Sci 55(4):1903\u20131925","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5551_CR13","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/TDMR.2011.2167233","volume":"12","author":"Sheng Lin","year":"2012","unstructured":"Lin S, Kim Y-B, Lombardi F (2012) Analysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset. IEEE Trans Device Mater Rel 12(1):68\u201377","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"6","key":"5551_CR14","doi-asserted-by":"crossref","first-page":"2719","DOI":"10.1109\/TNS.2011.2171993","volume":"58","author":"N. N. Mahatme","year":"2011","unstructured":"Mahatme NN, Jagannathan S, Loveless TD, Massengill LW, Bhuva BL, Wen S-J, Wong R (2011) Comparison of combinational and sequential error rates for a deep submicron process. IEEE Trans Nucl Sci 58(6):2719\u20132725","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR15","first-page":"3602","volume":"57","author":"Akifumi Maru","year":"2010","unstructured":"Maru A, Shindou H, Ebihara T, Makihara A, Hirao T, Kuboyama S (2010) DICE-based flip-flop with SET pulse discriminator on a 90\u00a0nm bulk CMOS process. IEEE Trans Nucl Sci 57(6):3602\u20133608","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR16","doi-asserted-by":"crossref","first-page":"2861","DOI":"10.1109\/TNS.2008.2006749","volume":"55","author":"L. W. Massengill","year":"2008","unstructured":"Massengill LW, Tuinenga PW (2008) Single-event transient pulse propagation in digital CMOS. IEEE Trans Nucl Sci 55(6):2861\u20132871","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR17","first-page":"3588","volume":"57","author":"B. I. Matush","year":"2010","unstructured":"Matush BI, Mozdzen TJ, Clark LT, Knudsen JE (2010) Area-efficient temporally hardened by design flip-flop circuits. IEEE Trans Nucl Sci 57(6):3588\u20133595","journal-title":"IEEE Trans Nucl Sci"},{"key":"5551_CR18","doi-asserted-by":"crossref","unstructured":"Namba K, Sakata M, Ito H (2010) Single event induced double node upset tolerant latch. In: Proceedings of the 2010 International Symposium on Defect and Fault Tolerance in VLSI Systems: 280\u2013288","DOI":"10.1109\/DFT.2010.41"},{"issue":"4","key":"5551_CR19","doi-asserted-by":"crossref","first-page":"1642","DOI":"10.1109\/TNS.2015.2450997","volume":"62","author":"Jinhyun Noh","year":"2015","unstructured":"Noh J, Correas V, Lee S, Jeon J, Nofal I, Cerba J, Belhaddad H, Alexandrescu D, Lee YK, Kwon S (2015) Study of neutron soft error rate (SER) sensitivity: investigation of upset mechanisms by comparative simulation of FinFET and planar MOSFET SRAMs. IEEE Trans Nucl Sci 62(4):1642\u20131649","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR20","first-page":"3787","volume":"57","author":"X.-X. She","year":"2010","unstructured":"She X-X, Li N, Farwell WD (2010) Tunable SEU-tolerant latch. IEEE Trans Nucl Sci 57(6):3787\u20133794","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5551_CR21","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/TNS.2011.2178265","volume":"59","author":"X.-X. She","year":"2012","unstructured":"She X-X, Li N, Tong J (2012) SEU tolerant latch based on error detection. IEEE Trans Nucl Sci 59(1):211\u2013214","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5551_CR22","doi-asserted-by":"crossref","first-page":"3428","DOI":"10.1109\/TNS.2006.884968","volume":"53","author":"R. L. Shuler","year":"2006","unstructured":"Shuler RL, Balasubramanian A, Narasimham B, Bhuva BL, O\u2019Neill PM, Kouba C (2006) The effectiveness of TAG or C-elements in SET suppression using delay and dual-rail configurations at 0.35\u00a0\u03bcm. IEEE Trans Nucl Sci 53(6):3428\u20133431","journal-title":"IEEE Trans Nucl Sci"},{"key":"5551_CR23","unstructured":"Weste NHE, Harris DM (2011) CMOS VLSI design-A circuits and systems perspective, 4th edn. Addison-Wesley, Boston, pp 391\u2013395"},{"issue":"6","key":"5551_CR24","doi-asserted-by":"crossref","first-page":"2928","DOI":"10.1109\/TNS.2008.2006265","volume":"55","author":"G. Wirth","year":"2008","unstructured":"Wirth G, Kastensmidt FL, Ribeiro I (2008) Single event transients in logic circuits\u2014load and propagation induced pulse broadening. IEEE Trans Nucl Sci 55(6):2928\u20132935","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5551_CR25","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","volume":"25","author":"Q.-M. Zhou","year":"2006","unstructured":"Zhou Q-M, Mohanram K (2006) Gate sizing to radiation harden combinational logic. IEEE Trans Comput-Aided Design Integr Circuits Syst 25(1):155\u2013166","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5551-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-015-5551-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5551-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:04:48Z","timestamp":1559253888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-015-5551-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,17]]},"references-count":25,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["5551"],"URL":"https:\/\/doi.org\/10.1007\/s10836-015-5551-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11,17]]}}}