{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T19:20:47Z","timestamp":1648581647302},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T00:00:00Z","timestamp":1451347200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1007\/s10836-015-5559-8","type":"journal-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T22:04:42Z","timestamp":1451340282000},"page":"97-103","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits"],"prefix":"10.1007","volume":"32","author":[{"given":"Haibin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Mulong","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xixi","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Shuting","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Gang","family":"Guo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,12,29]]},"reference":[{"issue":"6","key":"5559_CR1","doi-asserted-by":"crossref","first-page":"3050","DOI":"10.1109\/TNS.2009.2033689","volume":"56","author":"J Ahlbin","year":"2009","unstructured":"Ahlbin J, Massengill L (2009) Single-event transient pulse quenching in advanced CMOS logic circuits. IEEE Trans Nucl Sci 56(6):3050\u20133056","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5559_CR2","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/TNS.2010.2097278","volume":"58","author":"NM Atkinson","year":"2011","unstructured":"Atkinson NM, Witulski AF, Holman WT, Ahlbin JR, Bhuva BL, Massengill LW (2011) Layout technique for single-event transient mitigation pulse quenching. IEEE Trans Nucl Sci 58(3):885\u2013890","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5559_CR3","doi-asserted-by":"crossref","first-page":"2536","DOI":"10.1109\/TNS.2005.860718","volume":"52","author":"JD Black","year":"2005","unstructured":"Black JD, Sternberg AL, Alles ML, Witulski AF, Bhuva BL, Massengill LW, Benedetto JM, Baze MP, Wert JL, Hubert MG (2005) HBD layout isolation techniques for multiple node charge collection mitigation. IEEE Trans Nucl Sci 52(6):2536\u20132541","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5559_CR4","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardenedmemory design for submicronCMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20138","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5559_CR5","doi-asserted-by":"crossref","first-page":"2859","DOI":"10.1109\/TNS.2012.2212457","volume":"59","author":"J Chen","year":"2012","unstructured":"Chen J, Chen S, He Y, Chi Y, Qin J, Liang B, Liu B (2012) Novel layout technique for N-Hit single-event transient mitigation via source-extension. IEEE Trans Nucl Sci 59(6):2859\u20132866","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5559_CR6","doi-asserted-by":"crossref","first-page":"3456","DOI":"10.1109\/TNS.2008.2007119","volume":"55","author":"B Narasimham","year":"2008","unstructured":"Narasimham B, Gambles JW, Shuler RL, Bhuva BL, Massengill LW (2008) Quantifying the effect of guard rings and guard drains in mitigating charge collection and charge spread. IEEE Trans Nucl Sci 55(6):3456\u20133460","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"5559_CR7","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/TNS.2012.2183614","volume":"59","author":"X She","year":"2012","unstructured":"She X, Li N, Erstad DO (2012) SET tolerant dynamic logic. IEEE Trans Nucl Sci 59(2):434\u2013438","journal-title":"IEEE Trans Nucl Sci"},{"key":"5559_CR8","unstructured":"SIA (2001) The international technology roadmap for semiconductors. [Online]. Available: http:\/\/www.itrs.net\/Links\/2001ITRS\/Design.pdf"},{"issue":"6","key":"5559_CR9","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1007\/s10836-014-5492-2","volume":"30","author":"H-B Wang","year":"2014","unstructured":"Wang H-B, Li M-L, Chen L, Liu R, Baeg S, Wen S-J, Wong R, Fung R, Bi J-S (2014) Single event resilient dynamic logic designs. J Electron Test 30(6):751\u2013761","journal-title":"J Electron Test"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5559-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-015-5559-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-015-5559-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:04:48Z","timestamp":1559253888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-015-5559-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,29]]},"references-count":9,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,2]]}},"alternative-id":["5559"],"URL":"https:\/\/doi.org\/10.1007\/s10836-015-5559-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12,29]]}}}