{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,18]],"date-time":"2024-06-18T17:18:06Z","timestamp":1718731086510},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T00:00:00Z","timestamp":1453248000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1007\/s10836-016-5565-5","type":"journal-article","created":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T01:19:27Z","timestamp":1453252767000},"page":"31-42","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Test Scheduling for Network-on-Chip Using XY-Direction Connected Subgraph Partition and Multiple Test Clocks"],"prefix":"10.1007","volume":"32","author":[{"given":"Cong","family":"Hu","sequence":"first","affiliation":[]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chuanpei","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Mengyi","family":"Jia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,1,20]]},"reference":[{"key":"5565_CR1","doi-asserted-by":"crossref","first-page":"1067","DOI":"10.1109\/TCAD.2014.2311394","volume":"33","author":"M Agrawal","year":"2014","unstructured":"Agrawal M, Richter M, Chakrabarty K (2014) Test-delivery optimization in manycore SOCs. IEEE Trans Comput Aided Des Integr Circuits Syst 33:1067\u20131080","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5565_CR2","doi-asserted-by":"crossref","first-page":"475","DOI":"10.4218\/etrij.06.0105.0254","volume":"28","author":"J Ahn","year":"2006","unstructured":"Ahn J, Sungho K (2006) Test scheduling of NoC-based SoCs using multiple test clocks. ETRI J 28:475\u2013485","journal-title":"ETRI J."},{"key":"5565_CR3","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/54.980050","volume":"19","author":"C Aktouf","year":"2002","unstructured":"Aktouf C (2002) A complete strategy for testing an on-chip multiprocessor architecture. IEEE Des Test Comput 19:18\u201328","journal-title":"IEEE Des. Test Comput."},{"key":"5565_CR4","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1049\/iet-cdt:20060152","volume":"1","author":"A Amory","year":"2007","unstructured":"Amory A, Goossens K, Marinissen EJ, Lubaszewski M, Moraes F (2007) Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism. IET Comput Digit Tech 1:197\u2013206","journal-title":"IET Comput. Digit. Tech."},{"key":"5565_CR5","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1016\/j.jpdc.2010.09.008","volume":"71","author":"AM Amory","year":"2011","unstructured":"Amory AM, Lazzari C, Lubaszewski MS, Moraes FG (2011) A new test scheduling algorithm based on networks-on-chip as test access mechanisms. J Parallel Distrib Comput 71:675\u2013686","journal-title":"J. Parallel Distrib. Comput."},{"key":"5565_CR6","doi-asserted-by":"crossref","first-page":"85","DOI":"10.5573\/JSTS.2015.15.1.085","volume":"15","author":"MA Ansari","year":"2015","unstructured":"Ansari MA, Kim D, Jung J, Park S (2015) Hybrid test data transportation scheme for advanced NoC-based SoCs. J Semicond Technol Sci 15:85\u201395","journal-title":"J Semicond Technol Sci"},{"key":"5565_CR7","doi-asserted-by":"crossref","unstructured":"Ansari MA, Song J, Kim M, and Park S (2009) Parallel test method for NoC-based SoCs. In: Proceedings IEEE International SoC Design Conference (ISOCC). pp 116\u2013119","DOI":"10.1109\/SOCDC.2009.5423885"},{"key":"5565_CR8","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/43.875306","volume":"19","author":"K Chakrabarty","year":"2000","unstructured":"Chakrabarty K (2000) Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans Comput Aided Des Integr Circuits Syst 19:1163\u20131174","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5565_CR9","doi-asserted-by":"crossref","unstructured":"Chattopadhyay S, Reddy KS (2003) Genetic algorithm based test scheduling and test access mechanism design for system-on-chips. In: Proceedings of the 16th International Conference on VLSI Design. pp 341\u2013346","DOI":"10.1109\/ICVD.2003.1183160"},{"key":"5565_CR10","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/71.770192","volume":"10","author":"G Chiu","year":"1999","unstructured":"Chiu G, Chen S (1999) An efficient submesh allocation scheme for two-dimensional meshes with little overhead. IEEE Trans Parallel Distrib Syst 10:471\u2013486","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"5565_CR11","doi-asserted-by":"crossref","unstructured":"Cota E, Carro L, Wagner F, Lubaszewski M (2003) Power-aware noc reuse on the testing of core-based systems. In: Proceedings International Test Conference (ITC). pp 612\u2013621","DOI":"10.1109\/TEST.2003.1270888"},{"key":"5565_CR12","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1145\/1027084.1027088","volume":"9","author":"E Cota","year":"2004","unstructured":"Cota E, Carro L, Lubaszewski M (2004) Reusing an on-chip network for the test of core-based systems. ACM Trans Des Autom Electron Syst 9:471\u2013499","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"5565_CR13","doi-asserted-by":"crossref","unstructured":"Cota E, Kreutz M, Zeferino CA, Carro L, Lubaszewski M, Susin A (2003) The impact of NoC reuse on the testing of core-based systems. In: Proceedings of the 21st IEEE VLSI Test Symposium (VTS). pp 128\u2013133","DOI":"10.1109\/VTEST.2003.1197643"},{"key":"5565_CR14","doi-asserted-by":"crossref","first-page":"2465","DOI":"10.1109\/TCAD.2006.881331","volume":"25","author":"E Cota","year":"2006","unstructured":"Cota E, Liu C (2006) Constraint-driven test scheduling for NoC-based systems. IEEE Trans Comput Aided Des Integr Circuits Syst 25:2465\u20132478","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5565_CR15","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1109\/TEVC.2002.804320","volume":"6","author":"KH Han","year":"2002","unstructured":"Han KH, Kim JH (2002) Quantum-inspired evolutionary algorithm for a class of combinatorial optimization. IEEE Trans Evol Comput 6:580\u2013593","journal-title":"IEEE Trans. Evol. Comput."},{"key":"5565_CR16","unstructured":"Han KH, Kim JH (2003) On setting the parameters of quantum-inspired evolutionary algorithm for practical application. In: Proceedings Congress on Evolutionary Computation (CET). pp 178\u2013194"},{"key":"5565_CR17","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/TEVC.2004.823467","volume":"8","author":"KH Han","year":"2004","unstructured":"Han KH, Kim JH (2004) Quantum-inspired evolutionary algorithms with a new termination criterion, he gate, and two-phase scheme. IEEE Trans Evol Comput 8:156\u2013169","journal-title":"IEEE Trans. Evol. Comput."},{"key":"5565_CR18","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1049\/cce:19990303","volume":"10","author":"T Hey","year":"1999","unstructured":"Hey T (1999) Quantum computing: an introduction. Comput Control Eng J 10:105\u2013112","journal-title":"Comput Control Eng J"},{"key":"5565_CR19","doi-asserted-by":"crossref","unstructured":"Hussin FA, Yoneda T, Fujiwara H (2007) Optimization of NoC wrapper design under bandwidth and test time constraints. In: Proceedings 12th IEEE European Test Symposium (ETS). pp 35\u201342","DOI":"10.1109\/ETS.2007.30"},{"key":"5565_CR20","doi-asserted-by":"crossref","first-page":"1088","DOI":"10.1109\/TCAD.2002.801102","volume":"21","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K (2002) System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 21:1088\u20131094","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5565_CR21","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test: Theory Appl 18:213\u2013230","journal-title":"J. Electron. Test.: Theory Appl"},{"key":"5565_CR22","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"AB Kahng","year":"2012","unstructured":"Kahng AB, Li B, Peh L, Samadi K (2012) ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans Very Large Scale Integr Syst 20:191\u2013196","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5565_CR23","unstructured":"Li M, Jone W, Zeng Q (2006) An efficient wrapper scan chain configuration method for network-on-chip testing. In: Proceedings IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI). pp 147\u2013152"},{"key":"5565_CR24","doi-asserted-by":"crossref","unstructured":"Liu C, Iyengar V (2006) Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition (DATE). pp 650\u2013655","DOI":"10.1109\/DATE.2006.244013"},{"key":"5565_CR25","unstructured":"Liu C, Shi J, Cota E, Iyengar V (2005) Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking. In: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS). pp 349\u2013354"},{"key":"5565_CR26","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Iyengar V, Chakrabarty K (2002) A set of benchmarks for modular testing of SOCs. In: Proceedings International Test Conference (ITC). pp 519\u2013528","DOI":"10.1109\/TEST.2002.1041802"},{"key":"5565_CR27","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1016\/j.sysarc.2014.10.002","volume":"60","author":"E Moreno","year":"2014","unstructured":"Moreno E, Webber T, Marcon C, Moraes F, Calazans N (2014) MoNoC: a monitored network on chip with path adaptation mechanism. J Syst Archit 60:783\u2013795","journal-title":"J. Syst. Archit."},{"key":"5565_CR28","doi-asserted-by":"crossref","unstructured":"Nolen JM, Mahapatra R (2005) A TDM Test Scheduling Method for Network-on-Chip Systems. In: Proceedings of the Sixth International Workshop on Microprocessor Test and Verification (MTV). pp 90\u201398","DOI":"10.1109\/MTV.2005.3"},{"key":"5565_CR29","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/MDT.2005.108","volume":"22","author":"PP Pande","year":"2005","unstructured":"Pande PP, Grecu C, Ivanov A, Saleh R, Micheli GD (2005) Design, synthesis, and test of networks on chips. IEEE Des Test Comput 22:404\u2013413","journal-title":"IEEE Des. Test Comput."},{"key":"5565_CR30","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/s12293-015-0162-1","volume":"7","author":"C Patvardhan","year":"2015","unstructured":"Patvardhan C, Bansal S, Srivastav A (2015) Quantum-inspired evolutionary algorithm for difficult knapsack problems. Memet Comput 7:135\u2013155","journal-title":"Memet Comput"},{"key":"5565_CR31","doi-asserted-by":"crossref","first-page":"1218","DOI":"10.1109\/TEVC.2008.2003010","volume":"13","author":"MD Platel","year":"2009","unstructured":"Platel MD, Schliebs S, Kasabov N (2009) Quantum-inspired evolutionary algorithm: a multimodel EDA. IEEE Trans Evol Comput 13:1218\u20131232","journal-title":"IEEE Trans. Evol. Comput."},{"key":"5565_CR32","doi-asserted-by":"crossref","unstructured":"Pouget J, Larsson E, Peng Z (2003) SOC test time minimization under multiple constraints. In: Proceedings of the 12th Asian Test Symposium (ATS). pp 312\u2013317","DOI":"10.1109\/ATS.2003.1250829"},{"key":"5565_CR33","doi-asserted-by":"crossref","first-page":"691","DOI":"10.1109\/TC.2013.82","volume":"63","author":"M Richter","year":"2014","unstructured":"Richter M, Chakrabarty K (2014) Optimization of test pin-count, test scheduling, and test access for NoC-based multicore SoCs. IEEE Trans Comput 63:691\u2013702","journal-title":"IEEE Trans Comput"},{"key":"5565_CR34","doi-asserted-by":"crossref","first-page":"08","DOI":"10.1080\/00207217.2012.713016","volume":"100","author":"H Salamy","year":"2013","unstructured":"Salamy H, Harmanani HM (2013) Thermal-aware test scheduling using network-on-chip under multiple clock rates. Int J Electron 100:08\u2013424","journal-title":"Int. J. Electron."},{"key":"5565_CR35","doi-asserted-by":"crossref","unstructured":"Shen SH, Liu YC (2008) Probability evolutionary algorithm for functional and combinatorial optimization. In: Proceedings 7th World Congress on Intelligent Control and Automation (WCICA). pp 7893\u20137897","DOI":"10.1109\/WCICA.2008.4594592"},{"key":"5565_CR36","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1023\/B:JETT.0000009313.23362.fd","volume":"20","author":"C Su","year":"2004","unstructured":"Su C, Wu C (2004) A graph-based approach to power-constrained SOC test scheduling. J Electron Test: Theory Appl 20:45\u201360","journal-title":"J. Electron. Test.: Theory Appl"},{"key":"5565_CR37","doi-asserted-by":"crossref","first-page":"1085","DOI":"10.1109\/TPDS.2014.2314689","volume":"26","author":"A Touzene","year":"2015","unstructured":"Touzene A (2015) On all-to-all broadcast in dense gaussian network on-chip. IEEE Trans Parallel Distrib Syst 26:1085\u20131095","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"5565_CR38","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/MCOM.2003.1232240","volume":"41","author":"B Vermeulen","year":"2003","unstructured":"Vermeulen B, Dielissen J, Goossens K, Ciordas C (2003) Bringing communication networks on a chip: test and verification implications. IEEE Commun Mag 41:74\u201381","journal-title":"IEEE Commun. Mag."},{"key":"5565_CR39","author":"D Xiang","year":"2015","unstructured":"Xiang D, Chakrabarty K, Fujiwara H (2015) Multicast-based testing and thermal-aware test scheduling for 3D ICs with a stacked network-on-chip. IEEE Trans Comput. doi: 10.1109\/TC.2015.2493548","journal-title":"IEEE Trans Comput"},{"key":"5565_CR40","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/TCAD.2010.2066070","volume":"30","author":"D Xiang","year":"2011","unstructured":"Xiang D, Zhang Y (2011) Cost-effective power-aware core testing in NoCs based on a New unicast-based multicast scheme. IEEE Trans Comput Aided Des Integr Circuits Syst 30:135\u2013147","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5565_CR41","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1007\/s10732-010-9136-0","volume":"17","author":"G Zhang","year":"2011","unstructured":"Zhang G (2011) Quantum-inspired evolutionary algorithms: a survey and empirical study. J Heuristics 17:303\u2013351","journal-title":"J. Heuristics"},{"key":"5565_CR42","unstructured":"Zou W, Reddy SM, Pomeranz I, Huang Y (2003) SOC test scheduling using simulated annealing. In: Proceedings of the 21st IEEE VLSI Test Symposium (VTS). pp 325\u2013330"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5565-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5565-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5565-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:04:48Z","timestamp":1559253888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5565-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,20]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,2]]}},"alternative-id":["5565"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5565-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,20]]}}}