{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T07:44:35Z","timestamp":1649144675974},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,2,3]],"date-time":"2016-02-03T00:00:00Z","timestamp":1454457600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1007\/s10836-016-5570-8","type":"journal-article","created":{"date-parts":[[2016,2,3]],"date-time":"2016-02-03T00:40:01Z","timestamp":1454460001000},"page":"111-123","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Built-In Self-Test Design for the 3D-Stacked Wide-I\/O DRAM"],"prefix":"10.1007","volume":"32","author":[{"given":"Kun-Lun","family":"Luo","sequence":"first","affiliation":[]},{"given":"Ming-Hsueh","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Chun-Lung","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Chen-An","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,2,3]]},"reference":[{"key":"5570_CR1","doi-asserted-by":"crossref","unstructured":"Chandrasekar, K., Weis, C., Akesson, B., When, N. and Goossens, K.,(2013). System and circuit level power modeling of energy efficient 3D-stacked wide I\/O DRAM. In: Proc. Design, Automation and Test (DATE), pp 236\u2013241","DOI":"10.7873\/DATE.2013.061"},{"key":"5570_CR2","doi-asserted-by":"crossref","unstructured":"C. W. Chou, J. F. Li, J. J. Chen, D. M. Kwai, Y. F. Chou, and C. W. Wu.,(2010). A test integration methodology for 3D integrated circuits. In: Proc. IEEE Asian Test Symposium (ATS), pp 377\u2013382","DOI":"10.1109\/ATS.2010.71"},{"issue":"4","key":"5570_CR3","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/TCAD.2012.2222882","volume":"32","author":"CW Chou","year":"2013","unstructured":"Chou CW, Huang YJ, Li JF (2013) A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy. IEEE Trans Computer-Aided Design of Integrated Circuits and Systems 32(4):572\u2013583","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5570_CR4","doi-asserted-by":"crossref","unstructured":"Gomony, M. D., Weis, C., Akesson, B., When, N. and Goossens, K.,(2012). Dram selection and configuration for real-time mobile systems. In: Proc. Design, automation and test (date), pp 51\u201356","DOI":"10.1109\/DATE.2012.6176432"},{"key":"5570_CR5","doi-asserted-by":"crossref","unstructured":"Harvard, Q. and Baker, R. J.,(2011). A scalable I\/O architecture for wide I\/O DRAM. In: Proc. International Midwest Symp., Circuits and Systems (MWSCAS), pp 1\u20134","DOI":"10.1109\/MWSCAS.2011.6026682"},{"key":"5570_CR6","doi-asserted-by":"crossref","unstructured":"Harvard, Q., Baker, R. J. and Drost, R.,(2010). Main memory with proximity communication: A Wide I\/O DRAM architecture. In: Proc. Microelectronics and Electron Devices (WMED), pp 1\u20134","DOI":"10.1109\/WMED.2010.5453754"},{"key":"5570_CR7","doi-asserted-by":"crossref","unstructured":"Y. J. Huang, C. W. Chou, and J. F. Li.,(2010). A low-cost built-in self-test scheme for an array of memories. In: Proc. IEEE European Test Symp., (ETS), pp 75\u201380","DOI":"10.1109\/ETSYM.2010.5512779"},{"key":"5570_CR8","doi-asserted-by":"crossref","unstructured":"Kahng, A. B. and Srinivas, V., (2011). Mobile system considerations for SDRAM interface trend. In: Proc. System Level Interconnect Predict (SLIP), pp 1\u20138","DOI":"10.1109\/SLIP.2011.6135437"},{"issue":"1","key":"5570_CR9","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/JSSC.2011.2164731","volume":"47","author":"JS Kim","year":"2012","unstructured":"Kim JS et al. (2012) A 1.2\u00a0V 12.8\u00a0GB\/s 2 Gb mobile wide-I\/O DRAM with 4 128 I\/Os using TSV based stacking. IEEE J Solid State Circuits 47(1):107\u2013116","journal-title":"IEEE J Solid State Circuits"},{"key":"5570_CR10","doi-asserted-by":"crossref","unstructured":"Marinissen, E. J. and Zorian, Y.,(2009). Testing 3D chips containing through-silicon vias. In: Proc. International Test Conf. (ITC), pp 1\u201311","DOI":"10.1109\/TEST.2009.5355573"},{"key":"5570_CR11","doi-asserted-by":"crossref","unstructured":"N. Q. Mohdnoor, A. Saparon, Y. Yusof. and M. Adnan,(2010). New microcode\u2019s generation technique for programmable memory built-in self-test. In: Proc. IEEE Asia Test Symposium (ATS), pp 407\u2013412","DOI":"10.1109\/ATS.2010.76"},{"key":"5570_CR12","doi-asserted-by":"crossref","unstructured":"Noia, B., Goel, S. K., Chakrabarty, K., Marinissen, E. J. and Verbree, J,(2010). Test architecture optimization for TSV-based 3D stacked ICs. In: Proc. IEEE European Test Symp., (ETS), pp 24\u201329","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"5570_CR13","unstructured":"Querbach, B., Khanna, R., Puligundla, S., Blankenbeckler, D., Crop, J. and Chiang, P.,(2015). Architecture of a Reusable BIST Engine for Detection and Auto Correction of Memory failures and for IO debug, validation, link training, and power optimization on 14\u00a0nm 3DS SOC. IEEE Design & Test, Issue 99"},{"key":"5570_CR14","unstructured":"Sergej, D. et al.,(2011). Automation of 3D-DfT insertion. In: Proc. IEEE Asian Test Symp. (ATS), pp 395\u2013400"},{"key":"5570_CR15","unstructured":"Sergej, D., et al.,(2012). DfT Architecture and ATPG for interconnect tests of JEDEC wide-I\/O memory-on-logic die stacks. In: Proc. International Test Conf. (ITC), pp 1\u201310"},{"key":"5570_CR16","unstructured":"C. L. Su, R. F. Huang, and C. W. Wu,(2003). A processor-based built-in self-repair design for embedded memories. In: Proc. IEEE Asia Test Symposium (ATS), pp 366\u2013371"},{"key":"5570_CR17","unstructured":"Takao, N., et al.,(2013). Testability improvement for 12.8\u00a0GB\/s wide IO DRAM controller by small area pre-bonding TSV tests and a 1\u00a0GHz sampled fully digital noise monitor. In: Proc. Custom Integrated Circuits Conf., (CICC), pp 22\u201325"},{"key":"5570_CR18","unstructured":"Taouil, M., Masadeh, M., Hamdioui, S. and Marinissen, E. J.,(2014) Interconnect test for 3D stacked memory-on-logic. In: Proc. Europe Conf., Design, Automation and Test, pp 1\u20136"},{"key":"5570_CR19","doi-asserted-by":"crossref","unstructured":"C. Van Berkel,(2009). Multi-core for mobile phones. In: Proc. Design, automation and test (date). pp 1260\u20131265","DOI":"10.1109\/DATE.2009.5090858"},{"key":"5570_CR20","doi-asserted-by":"crossref","unstructured":"Ad J. van de Goor and J. de Neef Q.,(1999). Industrial evaluation of DRAM tests. In: Proc. Automation and Test in Europe Conf,.pp 623\u2013630","DOI":"10.1145\/307418.307577"},{"issue":"4","key":"5570_CR21","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1109\/TCAD.2012.2235125","volume":"32","author":"C Weis","year":"2013","unstructured":"Weis C, Loi I, Benini L, When N (2013) Exploration and optimization of 3-D integrated DRAM subsystems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 32(4):597\u2013610","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5570_CR22","unstructured":"Wide I\/O Single Data Rate (JEDEC Standard JESD229). JEDEC Solid State Technology Association, 2011. http:\/\/www.jedec.org ."},{"key":"5570_CR23","doi-asserted-by":"crossref","unstructured":"Xiaodong, W., Vasudevan, D. and Lee, H.-H.S.,(2012). Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testing. In: Proc. International Conf. 3D System, pp 1\u20138","DOI":"10.1109\/3DIC.2012.6262967"},{"key":"5570_CR24","doi-asserted-by":"crossref","unstructured":"Y.C. Yu, C.C. Yang, J.F. Li, C.Y. Lo, C.H. Chen, J.S. Lai, D.M. Kwai, Y.F. Chou and C.W. Wu,(2014). BIST-assisted tuning scheme for minimizing IO-channel power of TSV-based 3D DRAMs. In: Proc. Asia Test Symp. (ATS), pp 1\u20136","DOI":"10.1109\/ATS.2014.13"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5570-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5570-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5570-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T02:54:26Z","timestamp":1567565666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5570-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,3]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,4]]}},"alternative-id":["5570"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5570-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,3]]}}}