{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T22:30:03Z","timestamp":1672353003879},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,2,27]],"date-time":"2016-02-27T00:00:00Z","timestamp":1456531200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1007\/s10836-016-5573-5","type":"journal-article","created":{"date-parts":[[2016,2,27]],"date-time":"2016-02-27T08:39:54Z","timestamp":1456562394000},"page":"137-145","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A 10-Transistor 65\u00a0nm SRAM Cell Tolerant to Single-Event Upsets"],"prefix":"10.1007","volume":"32","author":[{"given":"Yuanqing","family":"Li","sequence":"first","affiliation":[]},{"given":"Lixiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Qiong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Newton","sequence":"additional","affiliation":[]},{"given":"Mo","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,2,27]]},"reference":[{"issue":"4","key":"5573_CR1","doi-asserted-by":"crossref","first-page":"2258","DOI":"10.1109\/TNS.2009.2012426","volume":"56","author":"JL Autran","year":"2009","unstructured":"Autran JL, Roche P, Sauze S, Gasiot G, Munteanu D, Loaiza P, Zampaolo M, Borel J (2009) Altitude and underground real-time SER characterization of CMOS 65\u00a0nm SRAM. IEEE Trans Nucl Sci 56(4):2258\u20132266","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5573_CR2","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1109\/TNS.2007.892119","volume":"54","author":"MA Bajura","year":"2007","unstructured":"Bajura MA, Boulghassoul Y, Naseer R, DasGupta S, Witulski AF, Sondeen J, Stansberry SD, Draper J, Massengill LW, Damoulakis JN (2007) Models and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs. IEEE Trans Nucl Sci 54(4):935\u2013945","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5573_CR3","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/7298.946456","volume":"1","author":"RC Baumann","year":"2001","unstructured":"Baumann RC (2001) Soft errors in advanced semiconductor devices\u2014part I: the three radiation sources. IEEE Trans Device Mater Rel 1(1):17\u201322","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"6","key":"5573_CR4","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"issue":"7","key":"5573_CR5","doi-asserted-by":"crossref","first-page":"1994","DOI":"10.1109\/TCSI.2014.2304658","volume":"61","author":"J Guo","year":"2014","unstructured":"Guo J, Xiao L-Y, Mao Z-G (2014) Novel low-power and highly reliable radiation hardened memory cell for 65\u00a0nm CMOS technology. IEEE Trans Circuits Syst \u2014 I: Reg Papers 61(7):1994\u20132001","journal-title":"IEEE Trans Circuits Syst \u2014 I: Reg Papers"},{"issue":"9","key":"5573_CR6","doi-asserted-by":"crossref","first-page":"1187","DOI":"10.1109\/TVLSI.2008.2003511","volume":"17","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman SM, Sharifkhani M, Sachdev M (2009) An analytical model for soft error critical charge of nanometric SRAMs. IEEE Trans Very Large Scale Integr (VLSI) Syst. 17(9):1187\u20131195","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst."},{"issue":"4","key":"5573_CR7","doi-asserted-by":"crossref","first-page":"1903","DOI":"10.1109\/TNS.2008.2000480","volume":"55","author":"RC Lacoe","year":"2008","unstructured":"Lacoe RC (2008) Improving integrated circuit performance through the application of hardness-by-design methodology. IEEE Trans Nucl Sci 55(4):1903\u20131925","journal-title":"IEEE Trans Nucl Sci"},{"key":"5573_CR8","doi-asserted-by":"crossref","unstructured":"Lee H-H K, Lilja K, Bounasser M, Relangi P, Linscott I R, Inan U S, Mitra S (2010) LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design. In: Proceedings of the IEEE Int Rel Phys Symp (IRPS), 203\u2013212","DOI":"10.1109\/IRPS.2010.5488829"},{"issue":"5","key":"5573_CR9","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1007\/s10836-015-5549-x","volume":"31","author":"L Li","year":"2015","unstructured":"Li L, Li Y, Wang H, Liu R, Wu Q, Newton M, Ma Y, Chen L (2015) Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65\u00a0nm Technology. J Electron Test 31(5):561\u2013568","journal-title":"J Electron Test"},{"issue":"4","key":"5573_CR10","doi-asserted-by":"crossref","first-page":"2782","DOI":"10.1109\/TNS.2013.2273437","volume":"60","author":"K Lilja","year":"2013","unstructured":"Lilja K, Bounasser M, Wen S-J, Wong R, Holst J, Gaspard N, Jagannathan S, Loveless D, Bhuva B (2013) Single-event performance and layout optimization of flip-flops in a 28-nm bulk technology. IEEE Trans Nucl Sci 60(4):2782\u20132788","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5573_CR11","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/TNS.2010.2099667","volume":"58","author":"Z Ming","year":"2011","unstructured":"Ming Z, Yi X-L, Chang L, Wei Z-J (2011) Reliability of memories protected by multibit error correction codes against MBUs. IEEE Trans Nucl Sci 58(1):289\u2013295","journal-title":"IEEE Trans Nucl Sci"},{"key":"5573_CR12","unstructured":"Robust Chip Inc. 2016 Accuro User\u2019s Manual version 8.5"},{"issue":"6","key":"5573_CR13","doi-asserted-by":"crossref","first-page":"1354","DOI":"10.1109\/23.819093","volume":"46","author":"P Roche","year":"1999","unstructured":"Roche P, Palau JM, Tavernier C, Bruguier G, Ecoffet R, Gasiot J (1999) Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations. IEEE Trans Nucl Sci 46(6):1354\u20131362","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5573_CR14","doi-asserted-by":"crossref","first-page":"2702","DOI":"10.1109\/TNS.2011.2171715","volume":"58","author":"KP Rodbell","year":"2011","unstructured":"Rodbell KP, Heidel DF, Pellish JA, Marshall PW, Tang HHK, Murray CE, LaBel KA, Gordon MS, Stawiasz KG, Schwank JR, Berg MD, Kim HS, Friendlich MR, Phan AM, Seidleck CM (2011) 32 and 45\u00a0nm radiation-hardened-by-design (RHBD) SOI latches. IEEE Trans Nucl Sci 58(6):2702\u20132710","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5573_CR15","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1109\/TNS.2011.2176513","volume":"59","author":"X-X She","year":"2012","unstructured":"She X-X, Li N, Jensen DW (2012) SEU tolerant memory using error correction code. IEEE Trans Nucl Sci 59(1):205\u2013210","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5573_CR16","doi-asserted-by":"crossref","first-page":"1849","DOI":"10.1109\/TNS.2014.2311697","volume":"61","author":"G Torrens","year":"2014","unstructured":"Torrens G, de Pa\u00fal I, Alorda B, Bota S, Segura J (2014) SRAM alpha-SER estimation from word-line voltage margin measurements: design architecture and experimental results. IEEE Trans Nucl Sci 61(4):1849\u20131855","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5573_CR17","doi-asserted-by":"crossref","first-page":"3660","DOI":"10.1109\/TNS.2014.2361514","volume":"61","author":"H-B Wang","year":"2014","unstructured":"Wang H-B, Bi J-S, Li M-L, Chen L, Liu R, Li Y-Q, He A-L, Guo G (2014) An area efficient SEU-tolerant latch design. IEEE Trans Nucl Sci 61(6):3660\u20133666","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5573_CR18","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.1109\/TNS.1987.4337466","volume":"34","author":"HT Weaver","year":"1987","unstructured":"Weaver HT, Axness CL, McBrayer JD, Browning JS, Fu JS, Ochoa A, Koga R (1987) An SEU tolerant memory cell derived from fundamental studies of SEU mechanisms in SRAM. IEEE Trans Nucl Sci 34(6):1281\u20131286","journal-title":"IEEE Trans Nucl Sci"},{"key":"5573_CR19","first-page":"75","volume-title":"CMOS VLSI design- A circuits and systems perspective","author":"NHE Weste","year":"2011","unstructured":"Weste NHE, Harris DM (2011) CMOS VLSI design- A circuits and systems perspective. Addison-Wesley, Boston, pp. 75\u201376"},{"key":"5573_CR20","doi-asserted-by":"crossref","unstructured":"Xie C-M, Wang Z-F, Wang X-H, Wu L-S, Liu Y-B (2011) Novel SEU hardened PD SOI SRAM cell. J Semiconductors 32(11):115017\u2013115015","DOI":"10.1088\/1674-4926\/32\/11\/115017"},{"issue":"3","key":"5573_CR21","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1587\/elex.9.140","volume":"9","author":"G-H Zhang","year":"2012","unstructured":"Zhang G-H, Shao J, Liang F, Bao D-X (2012) A novel single event upset hardened CMOS SRAM cell. IEICE Electronics Express 9(3):140\u2013145","journal-title":"IEICE Electronics Express"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5573-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5573-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5573-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,5]],"date-time":"2022-06-05T14:11:14Z","timestamp":1654438274000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5573-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,27]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,4]]}},"alternative-id":["5573"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5573-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,27]]}}}