{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T05:40:16Z","timestamp":1770961216562,"version":"3.50.1"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,3,16]],"date-time":"2016-03-16T00:00:00Z","timestamp":1458086400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1007\/s10836-016-5574-4","type":"journal-article","created":{"date-parts":[[2016,3,18]],"date-time":"2016-03-18T18:37:56Z","timestamp":1458326276000},"page":"175-196","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits"],"prefix":"10.1007","volume":"32","author":[{"given":"A. N.","family":"Nagamani","sequence":"first","affiliation":[]},{"given":"S.","family":"Ashwin","sequence":"additional","affiliation":[]},{"given":"B.","family":"Abhishek","sequence":"additional","affiliation":[]},{"given":"V. K.","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,16]]},"reference":[{"issue":"6","key":"5574_CR1","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"C Bennett","year":"1973","unstructured":"Bennett C (1973) Logical reversibility of computation. IBM J Res Dev 17 (6):525\u2013532. doi: 10.1147\/rd.176.0525","journal-title":"IBM J Res Dev"},{"key":"5574_CR2","doi-asserted-by":"crossref","unstructured":"Bushnell M, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, vol 17. Springer Science & Business Media","DOI":"10.1109\/MCD.2001.950085"},{"key":"5574_CR3","doi-asserted-by":"crossref","unstructured":"Chakraborty A (2005) Synthesis of reversible circuits for testing with universal test set and c-testability of reversible iterative logic arrays. In: Proceedings of 18th international conference on VLSI design, VLSID. IEEE, pp 249\u2013254","DOI":"10.1109\/ICVD.2005.158"},{"key":"5574_CR4","doi-asserted-by":"crossref","unstructured":"Chaves JF, Silva DS, Camargos VV, Vilela Neto OP (2015) Towards reversible QCA computers: reversible gates and ALU. In: Proceedings of IEEE 6th Latin American symposium on circuits & systems, (LASCAS). IEEE, pp 1\u20134","DOI":"10.1109\/LASCAS.2015.7250458"},{"issue":"1","key":"5574_CR5","doi-asserted-by":"crossref","first-page":"2:1","DOI":"10.1145\/1330521.1330523","volume":"4","author":"J Donald","year":"2008","unstructured":"Donald J, Jha NK (2008) Reversible logic synthesis with fredkin and peres gates. J Emerg Technol Comput Syst 4(1):2:1\u20132:19","journal-title":"J Emerg Technol Comput Syst"},{"key":"5574_CR6","doi-asserted-by":"crossref","unstructured":"Fang-ying X, Han-wu C, Wen-jie L, Zhi-giang L (2008) Fault detection for single and multiple missing-gate faults in reversible circuits. In: Proceedings of IEEE congress on evolutionary computation (IEEE world congress on computational intelligence). doi: 10.1109\/CEC.2008.4630787 , pp 131\u2013135","DOI":"10.1109\/CEC.2008.4630787"},{"key":"5574_CR7","doi-asserted-by":"crossref","unstructured":"Hayes J, Polian I, Becker B (2004) Testing for missing-gate faults in reversible circuits. In: Proceedings of 13th Asian test symposium. doi: 10.1109\/ATS.2004.84 , pp 100\u2013105","DOI":"10.1109\/ATS.2004.84"},{"key":"5574_CR8","doi-asserted-by":"crossref","unstructured":"Ibrahim M, Chowdhury A, Babu H (2008) Minimization of cts of k-cnot circuits for ssf and msf model. In: Proceedings of IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, DFTVS\u201908. doi: 10.1109\/DFT.2008.38 , pp 290\u2013298","DOI":"10.1109\/DFT.2008.38"},{"key":"5574_CR9","doi-asserted-by":"crossref","unstructured":"Ibrahim M, Chowdhury A, Babu H (2008) On the minimization of complete test set of reversible k-cnot circuits for stuck-at fault model. In: Proceedings of 11th international conference on computer and information technology, ICCIT 2008. doi: 10.1109\/ICCITECHN.2008.4803009 , pp 7\u201312","DOI":"10.1109\/ICCITECHN.2008.4803009"},{"key":"5574_CR10","doi-asserted-by":"crossref","unstructured":"Kole DK, Rahaman H, Das DK, Bhattacharya BB (2010) Synthesis of online testable reversible circuit. In: Proceedings IEEE 13th international symposium on design and diagnostics of electronic circuits and systems (DDECS). IEEE, pp 277\u2013 280","DOI":"10.1109\/DDECS.2010.5491768"},{"issue":"2","key":"5574_CR11","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.compeleceng.2012.11.016","volume":"39","author":"DK Kole","year":"2013","unstructured":"Kole DK, Rahaman H, Das DK, Bhattacharya BB (2013) Derivation of test set for detecting multiple missing-gate faults in reversible circuits. Comput Electr Eng 39(2):225\u2013 236","journal-title":"Comput Electr Eng"},{"issue":"3","key":"5574_CR12","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5(3):183\u2013191","journal-title":"IBM J Res Dev"},{"key":"5574_CR13","unstructured":"Lo HK, Popescu S, Spiller T (eds) (2002) Introduction to quantum computation information. World Scientific Publishing Co., Inc., River Edge"},{"issue":"1-3","key":"5574_CR14","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1007\/s10836-007-5042-2","volume":"24","author":"X Ma","year":"2008","unstructured":"Ma X, Huang J, Metra C, Lombardi F (2008) Reversible gates and testability of one dimensional arrays of molecular QCA. J Electron Test 24(1-3):297\u2013311","journal-title":"J Electron Test"},{"issue":"1","key":"5574_CR15","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/TIM.2009.2022103","volume":"59","author":"S Mahammad","year":"2010","unstructured":"Mahammad S, Veezhinathan K (2010) Constructing online testable circuits using reversible logic. IEEE Trans Instrum Meas 59(1):101\u2013109. doi: 10.1109\/TIM.2009.2022103","journal-title":"IEEE Trans Instrum Meas"},{"key":"5574_CR16","unstructured":"Maslov D (2015) Reversible logic synthesis benchmarks page. Online: http:\/\/webhome.cs.uvic.ca\/dmaslov\/"},{"issue":"6","key":"5574_CR17","doi-asserted-by":"crossref","first-page":"765","DOI":"10.1109\/TVLSI.2005.844284","volume":"13","author":"D Maslov","year":"2005","unstructured":"Maslov D, Dueck G, Miller D (2005) Synthesis of fredkin-toffoli reversible networks. IEEE Trans Very Large Scale Integr VLSI Syst 13(6):765\u2013769. doi: 10.1109\/TVLSI.2005.844284","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5574_CR18","unstructured":"Mishchenko A, Perkowski M (2002) Logic synthesis of reversible wave cascades. In: Proceedings of international workshop on logic synthesis, pp 197\u2013202"},{"key":"5574_CR19","doi-asserted-by":"crossref","unstructured":"Mondal B, Kole D, Das D, Rahaman H (2014) Generator for test set construction of smgf in reversible circuit by boolean difference method. In: Proceedings of IEEE 23rd Asian test symposium (ATS). doi: 10.1109\/ATS.2014.24 , pp 68\u201373","DOI":"10.1109\/ATS.2014.24"},{"key":"5574_CR20","doi-asserted-by":"crossref","unstructured":"Nayeem N, Rice J (2011) A simple approach for designing online testable reversible circuits. In: Proceedings of IEEE pacific rim conference on communications, computers and signal processing (PacRim). IEEE, pp 85\u201390","DOI":"10.1109\/PACRIM.2011.6032872"},{"key":"5574_CR21","doi-asserted-by":"crossref","unstructured":"Nielsen MA, Chuang IL (2010) Quantum computation and quantum information. Cambridge University Press","DOI":"10.1017\/CBO9780511976667"},{"key":"5574_CR22","doi-asserted-by":"crossref","unstructured":"Perumalla KS (2013) Introduction to reversible computing","DOI":"10.1201\/b15719"},{"key":"5574_CR23","doi-asserted-by":"crossref","unstructured":"Polian I, Fiehn T, Becker B, Hayes JP (2005) A family of logical fault models for reversible circuits. In: Proceedings of 14th Asian test symposium. IEEE, pp 422\u2013427","DOI":"10.1109\/ATS.2005.9"},{"key":"5574_CR24","doi-asserted-by":"crossref","unstructured":"Polian I, Hayes JP (2010) Advanced modeling of faults in reversible circuits. In: Proceedings of East-West design & test symposium (EWDTS). IEEE, pp 376\u2013381","DOI":"10.1109\/EWDTS.2010.5742135"},{"key":"5574_CR25","doi-asserted-by":"crossref","unstructured":"Rahaman H, Kole DK, Das DK, Bhattacharya BB (2008) On the detection of missing-gate faults in reversible circuits by a universal test set. In: Proceedings of 21st international conference on VLSI design, VLSID. IEEE, pp 163\u2013168","DOI":"10.1109\/VLSI.2008.106"},{"issue":"4","key":"5574_CR26","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1016\/j.compeleceng.2011.05.005","volume":"37","author":"H Rahaman","year":"2011","unstructured":"Rahaman H, Kole DK, Das DK, Bhattacharya BB (2011) Fault diagnosis in reversible circuits under missing-gate fault model. Comput Electr Eng 37(4):475\u2013485","journal-title":"Comput Electr Eng"},{"key":"5574_CR27","doi-asserted-by":"crossref","unstructured":"Soeken M, Chattopadhyay A (2015) Fredkin-enabled transformation-based reversible logic synthesis. In: Proceedings of IEEE international symposium on multiple-valued logic (ISMVL). doi: 10.1109\/ISMVL.2015.37 , pp 60\u201365","DOI":"10.1109\/ISMVL.2015.37"},{"issue":"2","key":"5574_CR28","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1016\/j.optlastec.2009.06.017","volume":"42","author":"C Taraphdar","year":"2010","unstructured":"Taraphdar C, Chattopadhyay T, Roy JN (2010) Mach\u2013zehnder interferometer-based all-optical reversible logic gate. Opt Laser Technol 42(2):249\u2013259","journal-title":"Opt Laser Technol"},{"key":"5574_CR29","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Vinod AP (2007) Designing efficient online testable reversible adders with new reversible gate. In: Proceedings of IEEE international symposium on circuits and systems, ISCAS. IEEE, pp 1085\u20131088","DOI":"10.1109\/ISCAS.2007.378198"},{"issue":"2","key":"5574_CR30","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/TIM.2006.870319","volume":"55","author":"DP Vasudevan","year":"2006","unstructured":"Vasudevan DP, Lala PK, Di J, Parkerson JP (2006) Reversible-logic design with online testability. IEEE Trans Instrum Meas 55(2):406\u2013414","journal-title":"IEEE Trans Instrum Meas"},{"key":"5574_CR31","unstructured":"Wille ADVR (2010) Reversible computation. Springer"},{"key":"5574_CR32","doi-asserted-by":"crossref","unstructured":"Wille R, Zhang H, Drechsler R (2011) Atpg for reversible circuits using simulation, boolean satisfiability, and pseudo boolean optimization. In: Proceedings of IEEE computer society annual symposium on VLSI (ISVLSI). IEEE, pp 120\u2013 125","DOI":"10.1109\/ISVLSI.2011.77"},{"key":"5574_CR33","doi-asserted-by":"crossref","unstructured":"Woeginger GJ (2003) Exact algorithms for NP-hard problems: a survey. Springer","DOI":"10.1007\/3-540-36478-1_17"},{"key":"5574_CR34","doi-asserted-by":"crossref","unstructured":"Zamani M, Tahoori MB (2011) Online missing\/repeated gate faults detection in reversible circuits. In: Proceedings of IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT). IEEE, pp 435\u2013 442","DOI":"10.1109\/DFT.2011.56"},{"key":"5574_CR35","doi-asserted-by":"crossref","unstructured":"Zamani M, Tahoori MB, Chakrabarty K (2012) Ping-pong test: Compact test vector generation for reversible circuits. In: Proceedings of IEEE 30th VLSI test symposium (VTS). IEEE, pp 164\u2013 169","DOI":"10.1109\/VTS.2012.6231097"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5574-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5574-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5574-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T15:25:23Z","timestamp":1655306723000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5574-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,16]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,4]]}},"alternative-id":["5574"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5574-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3,16]]}}}