{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T10:30:46Z","timestamp":1726050646065},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1007\/s10836-016-5578-0","type":"journal-article","created":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T05:46:42Z","timestamp":1456811202000},"page":"147-161","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores"],"prefix":"10.1007","volume":"32","author":[{"given":"I.","family":"Wali","sequence":"first","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,1]]},"reference":[{"issue":"4","key":"5578_CR1","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TC.2011.31","volume":"61","author":"NDP Avirneni","year":"2012","unstructured":"Avirneni NDP, Somani AK (2012) Low overhead soft error mitigation techniques for high-performance and aggressive designs. IEEE Trans Comput 61(4):488\u2013501","journal-title":"IEEE Trans Comput"},{"key":"5578_CR2","doi-asserted-by":"crossref","unstructured":"E. Balaji and P. Krishnamurthy (1996) Modeling ASIC memories in VHDL. In: Proc. EURO-VHDL Design Automation Conference, pp. 502\u2013508","DOI":"10.1109\/EURDAC.1996.558250"},{"key":"5578_CR3","unstructured":"J. A. Blome, S. Feng, S. Gupta, S. Mahlke (2006) Online timing analysis for wearout detection. In: Proc. of the 2nd Workshop on Architectural Reliability"},{"key":"5578_CR4","volume-title":"\u201cHardware redundancy,\u201d in Fault-Tolerant Design","author":"E Bubrova","year":"2013","unstructured":"Bubrova E (2013) \u201cHardware redundancy,\u201d in Fault-Tolerant Design. Springer, New York"},{"key":"5578_CR5","doi-asserted-by":"crossref","unstructured":"D. Ernst, Nam Sung Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, (2003) Razor: a low-power pipeline based on circuit-level timing speculation. In: Proc. of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 7\u201318","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"5578_CR6","unstructured":"Introduction to Single-Event Upsets, white paper, Altera Corp (2013) http:\/\/www.altera.com\/literature\/lit-index.html ."},{"key":"5578_CR7","unstructured":"K. John, H.K. Chris (2011) Transistor Aging, IEEE Spectrum, http:\/\/spectrum.ieee.org ."},{"key":"5578_CR8","first-page":"67","volume-title":"Design and analysis of Fault-Tolerant Digital Systems","author":"BW Johnson","year":"1989","unstructured":"Johnson BW (1989) Design techniques to achieve fault tolerance. In: Design and analysis of Fault-Tolerant Digital Systems. Addison-Wesley Pub Comp. Inc, USA, pp. 67\u201368"},{"key":"5578_CR9","doi-asserted-by":"crossref","unstructured":"Li M-L., P. Ramachandran, U.R. Karpuzcu, S.K.S. Hari, S.V. Adve (2009) Accurate microarchitecture-level fault modeling for studying hardware faults. In: Proc. of the 15th IEEE International Symposium on High Performance Computer Architecture, pp. 105\u2013116","DOI":"10.1109\/HPCA.2009.4798242"},{"key":"5578_CR10","doi-asserted-by":"crossref","unstructured":"P. Liden et al. (1994) On latching probability of particle induced transients in combinational networks. In: Proc. of the Symp on Fault-Tolerant Computing, pp. 340\u2013349","DOI":"10.1109\/FTCS.1994.315626"},{"key":"5578_CR11","doi-asserted-by":"crossref","unstructured":"M. Mehrara, M. Attariyan, S. Shyam, K. Constantinides, V. Bertacco and T. Austin(2007) Low-Cost Protection for SER Upsets and Silicon Defects. In: Proc. of the Design, Automation & Test in Europe Conference, pp. 1\u20136","DOI":"10.1109\/DATE.2007.364449"},{"key":"5578_CR12","doi-asserted-by":"crossref","unstructured":"S. Mitra, E.J. McCluskey (2000) Word-voter: a new voter design for triple modular redundant systems. In: Proc. of the 18th IEEE VLSI Test Symposium, pp. 465\u2013470","DOI":"10.1109\/VTEST.2000.843880"},{"key":"5578_CR13","doi-asserted-by":"crossref","unstructured":"M. Prvulovic et al. (2002) ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In: Proc. of the Int Symp on Computer Architecture, pp. 111\u2013122","DOI":"10.1145\/545214.545228"},{"key":"5578_CR14","unstructured":"Semiconductor Industry Association (2010) International Technology Roadmap for Semiconductors (ITRS)"},{"key":"5578_CR15","doi-asserted-by":"crossref","unstructured":"P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger and L. Alvisi (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proc. of the Int Conf on Dependable Systems and Networks, pp. 389\u2013398, .","DOI":"10.1109\/DSN.2002.1028924"},{"key":"5578_CR16","doi-asserted-by":"crossref","unstructured":"V. Subramanian, A.K. Somani (2008) Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy. In: Proc. 14th IEEE Pacific Rim International Symposium on Dependable Computing, pp. 9\u201316","DOI":"10.1109\/PRDC.2008.54"},{"key":"5578_CR17","doi-asserted-by":"crossref","unstructured":"D. A. Tran, A. Virazel, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch and H.-J. Wunderlich (2011) A hybrid fault tolerant architecture for robustness improvement of digital circuits. In: Proc. of the Asian Test Symposium, pp. 136\u2013141","DOI":"10.1109\/ATS.2011.89"},{"key":"5578_CR18","doi-asserted-by":"crossref","unstructured":"D. A. Tran, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri, M.E. Imhof and H.-J. Wunderlich (2012) A pseudo-dynamic comparator for error detection in fault tolerant architectures. In: Proc. of the VLSI Test Symposium, pp. 50\u201355","DOI":"10.1109\/VTS.2012.6231079"},{"key":"5578_CR19","doi-asserted-by":"crossref","unstructured":"J. Velamala, R. LiVolsi, M. Torres and Yu Cao (2011) Design sensitivity of Single Event Transients in scaled logic circuits. In: Proc. of the Design Automation Conference, pp. 694\u2013699","DOI":"10.1145\/2024724.2024881"},{"key":"5578_CR20","doi-asserted-by":"crossref","unstructured":"I. Wali, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri (2014) Protecting combinational logic in pipelined microprocessor cores against transient and permanent faults,. In: Proc. of the Int. Symp. on Design and Diagnostics of Electronic Circuits & Systems, pp. 223, 225","DOI":"10.1109\/DDECS.2014.6868794"},{"issue":"6","key":"5578_CR21","doi-asserted-by":"crossref","first-page":"2928","DOI":"10.1109\/TNS.2008.2006265","volume":"55","author":"G Wirth","year":"2008","unstructured":"Wirth G, Kastensmidt L, Fernanda IR (2008) Single event transients in logic circuits\u2014load and propagation induced pulse broadening. IEEE Trans Nucl Sci 55(6):2928\u20132935","journal-title":"IEEE Trans Nucl Sci"},{"key":"5578_CR22","doi-asserted-by":"crossref","unstructured":"Yao J, Shimada H, Kobayashi K (2010) A stage-level recovery scheme in scalable pipeline modules for high dependability. In: Proc. of the Int Workshop on Innovative Architecture for Future Generation High Performance, pp.21\u201329","DOI":"10.1109\/IWIA.2010.11"},{"issue":"6","key":"5578_CR23","doi-asserted-by":"crossref","first-page":"2852","DOI":"10.1109\/TNS.2012.2223715","volume":"59","author":"J Yao","year":"2012","unstructured":"Yao J et al. (2012) DARA: A low-cost reliable architecture based on unhardened devices and its case study of radiation stress test. IEEE Trans Nucl Sci 59(6):2852\u20132858","journal-title":"IEEE Trans Nucl Sci"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5578-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5578-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5578-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T04:05:42Z","timestamp":1567656342000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5578-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,4]]}},"alternative-id":["5578"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5578-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}