{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:51:50Z","timestamp":1648983110499},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,4,29]],"date-time":"2016-04-29T00:00:00Z","timestamp":1461888000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s10836-016-5586-0","type":"journal-article","created":{"date-parts":[[2016,4,29]],"date-time":"2016-04-29T06:19:09Z","timestamp":1461910749000},"page":"385-391","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology"],"prefix":"10.1007","volume":"32","author":[{"given":"Qingyu","family":"Chen","sequence":"first","affiliation":[]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Lixiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Mo","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xuantian","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,4,29]]},"reference":[{"issue":"6","key":"5586_CR1","doi-asserted-by":"crossref","first-page":"3253","DOI":"10.1109\/TNS.2006.884788","volume":"53","author":"OA Amusan","year":"2006","unstructured":"Amusan OA, Witulski AF, Massengill LW, Bhuva BL, Fleming PR, Alles ML, Sternberg AL, Black JD, Schrimpf RD (2006) Charge collection and charge sharing in a 130\u00a0nm CMOS technology. IEEE Trans Nucl Sci 53(6):3253\u20133258","journal-title":"IEEE Trans Nucl Sci"},{"issue":"54","key":"5586_CR2","doi-asserted-by":"crossref","first-page":"2584","DOI":"10.1109\/TNS.2007.907989","volume":"6","author":"OA Amusan","year":"2007","unstructured":"Amusan OA, Massengill LW, Baze MP, Bhuva BL, Witulski AF, DasGupta S, Sternberg AL, Fleming PR, Heath CC, Alles ML (2007) Directional sensitivity of single event upsets in 90\u00a0nm CMOS due to charge sharing. IEEE Trans Nucl Sci 6(54):2584\u20132589","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"5586_CR3","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/TDMR.2009.2019963","volume":"9","author":"OA Amusan","year":"2009","unstructured":"Amusan OA, Massengill LW, Baze MP, Bhuva BL, Witulski AF, Black JD, Balasubramanian A, Casey MC, Black DA, Ahlbin JR, Reed RA, McCurdy MW (2009) Mitigation techniques for single-event-induced charge sharing in a 90-nm bulk CMOS process. IEEE Trans Device Mater Rel 9(2):311\u2013317","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"3","key":"5586_CR4","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/TR.2011.2161131","volume":"60","author":"C Argyrides","year":"2011","unstructured":"Argyrides C, Chipana R, Vargas F, Pradhan DK (2011) Reliability analysis of H-tree random access memories implemented with built in current sensors and parity codes for multiple bit upset correction. IEEE Trans Reliab 60(3):528\u2013537","journal-title":"IEEE Trans Reliab"},{"issue":"4","key":"5586_CR5","doi-asserted-by":"crossref","first-page":"2111","DOI":"10.1109\/TNS.2009.2015312","volume":"56","author":"S Baeg","year":"2009","unstructured":"Baeg S, Wen S, Wong R (2009) SRAM interleaving distance selection with a soft error failure model. IEEE Trans Nucl Sci 56(4):2111\u20132118","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5586_CR6","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann RC (2005) Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Rel 5(3):305\u2013316","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"6","key":"5586_CR7","doi-asserted-by":"crossref","first-page":"2536","DOI":"10.1109\/TNS.2005.860718","volume":"52","author":"JD Black","year":"2005","unstructured":"Black JD, Sternberg AL, Alles ML, Witulski AF, Bhuva BL, Massengill LW, Benedetto JM, Baze MP, Wert JL, Hubert MG (2005) HBD layout isolation techniques for multiple node charge collection mitigation. IEEE Trans Nucl Sci 52(6):2536\u20132541","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5586_CR8","doi-asserted-by":"crossref","first-page":"1618","DOI":"10.1109\/TNS.2009.2019590","volume":"56","author":"DR Blum","year":"2009","unstructured":"Blum DR, Delgado-Frias JG (2009) Delay and energy analysis of SEU and SET-tolerant pipeline latches and flip-flops. IEEE Trans Nucl Sci 56(3):1618\u20131628","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5586_CR9","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin T, Nicolaidis M, Velazco R (1996) Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci 43(6):2874\u20132878","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5586_CR10","doi-asserted-by":"crossref","first-page":"17","DOI":"10.4018\/IJITWE.2015070102","volume":"10","author":"Q Chen","year":"2015","unstructured":"Chen Q, Wu L, Li L, Ma X, Wang X-A (2015) Method for improving data security in register files based on multiple pipeline restart. Intern J Inform Technol Web Eng (IJITWE) 10(3):17\u201332","journal-title":"Intern J Inform Technol Web Eng (IJITWE)"},{"issue":"3","key":"5586_CR11","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5586_CR12","doi-asserted-by":"crossref","first-page":"3278","DOI":"10.1109\/TNS.2004.839172","volume":"51","author":"PE Dodd","year":"2004","unstructured":"Dodd PE, Shaneyfelt MR, Felix JA, Schwank JR (2004) Production and propagation of single-event transients in high-speed digital logic ICs. IEEE Trans Nucl Sci 51(6):3278\u20133284","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5586_CR13","doi-asserted-by":"crossref","first-page":"2048","DOI":"10.1109\/TNS.2008.916063","volume":"55","author":"D Giot","year":"2008","unstructured":"Giot D, Roche P, Gasiot G, Autran JL, Harboe-Sorensen R (2008) Heavy ion testing and 3-D simulations of multiple cell upset in 65\u00a0nm standard SRAMs. IEEE Trans Nucl Sci 55(4):2048","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5586_CR14","doi-asserted-by":"crossref","first-page":"3768","DOI":"10.1109\/TNS.2009.2032090","volume":"56","author":"SM Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman SM, Rennie DJ, Sachdev M (2009) A soft error tolerant 10\u00a0T SRAM bit-cell with differential read capability. IEEE Trans Nucl Sci 56(6):3768\u20133773","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5586_CR15","doi-asserted-by":"crossref","first-page":"2720","DOI":"10.1109\/TNS.2013.2251902","volume":"60","author":"Y Li","year":"2013","unstructured":"Li Y, Nelson B, Wirthlin M (2013) Reliability models for SEC\/DED memory with scrubbing in FPGA-based designs. IEEE Trans Nucl Sci 60(4):2720\u20132727","journal-title":"IEEE Trans Nucl Sci"},{"issue":"5\u20136","key":"5586_CR16","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1007\/s10836-015-5549-x","volume":"31","author":"L Li","year":"2015","unstructured":"Li L, Li Y, Wang H, Liu R, Wu Q, Newton M, Ma Y, Chen L (2015) Simulation and experimental evaluation of a soft error tolerant layout for SRAM 6\u00a0T bitcell in 65\u00a0nm technology. J Electron Test 31(5\u20136):561\u2013568","journal-title":"J Electron Test"},{"issue":"6","key":"5586_CR17","doi-asserted-by":"crossref","first-page":"3288","DOI":"10.1109\/TNS.2008.2006893","volume":"55","author":"DG Mavis","year":"2008","unstructured":"Mavis DG, Eaton PH, Sibley MD, Lacoe RC, Smith EJ, Avery KA (2008) Multiple bit upsets and error mitigation in ultra-deep submicron SRAMs. IEEE Trans Nucl Sci 55(6):3288\u20133294","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"5586_CR18","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/TNS.2010.2099667","volume":"58","author":"Z Ming","year":"2011","unstructured":"Ming Z, Yi X-L, Chang L, Wei Z-J (2011) Reliability of memories protected by multibit error correction codes against MBUs. IEEE Trans Nucl Sci 58(1):289\u2013295","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5586_CR19","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/TDMR.2005.855790","volume":"5","author":"M Nicolaidis","year":"2005","unstructured":"Nicolaidis M (2005) Design for soft error mitigation. IEEE Trans Device Mater Rel 5(3):405\u2013418","journal-title":"IEEE Trans Device Mater Rel"},{"key":"5586_CR20","doi-asserted-by":"crossref","unstructured":"Pontes J, Calazans N, Vivet P (2012) Adding temporal redundancy to delay insensitive codes to mitigate single event effects. In: Proceedings of 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). IEEE, pp 142\u2013149","DOI":"10.1109\/ASYNC.2012.26"},{"issue":"3","key":"5586_CR21","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.922800","volume":"18","author":"R Rajsuman","year":"2001","unstructured":"Rajsuman R (2001) Design and test of large embedded memories: an overview. IEEE Des Test Comput 18(3):16\u201327","journal-title":"IEEE Des Test Comput"},{"issue":"4","key":"5586_CR22","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TDMR.2007.910443","volume":"7","author":"P Reviriego","year":"2007","unstructured":"Reviriego P, Maestro JA, Cervantes C (2007) Reliability analysis of memories suffering multiple bit upsets. IEEE Trans Device Mater Rel 7(4):592\u2013601","journal-title":"IEEE Trans Device Mater Rel"},{"issue":"1","key":"5586_CR23","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/24.52622","volume":"39","author":"AM Saleh","year":"1990","unstructured":"Saleh AM, Serrano JJ, Patel JH (1990) Reliability of scrubbing recovery-techniques for memory systems. IEEE Trans Reliab 39(1):114\u2013122","journal-title":"IEEE Trans Reliab"},{"issue":"6","key":"5586_CR24","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1007\/s10836-014-5492-2","volume":"30","author":"H-B Wang","year":"2014","unstructured":"Wang H-B, Li M-L, Chen L, Liu R, Baeg S, Wen S-J, Wong R, Fung R, Bi J-S (2014) Single event resilient dynamic logic designs. J Electron Test 30(6):751\u2013761","journal-title":"J Electron Test"},{"issue":"4","key":"5586_CR25","doi-asserted-by":"crossref","first-page":"1898","DOI":"10.1109\/TNS.2015.2454954","volume":"62","author":"Q Wu","year":"2015","unstructured":"Wu Q, Li Y, Chen L, He A, Guo G, Baeg SH, Wong R (2015) Supply voltage dependence of heavy ion induced SEEs on 65\u00a0nm CMOS bulk SRAMs. IEEE Trans Nucl Sci 62(4):1898\u20131904","journal-title":"IEEE Trans Nucl Sci"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5586-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5586-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5586-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T02:04:48Z","timestamp":1559268288000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5586-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,29]]},"references-count":25,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["5586"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5586-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,29]]}}}