{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T17:22:21Z","timestamp":1648920141015},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T00:00:00Z","timestamp":1461801600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s10836-016-5588-y","type":"journal-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T12:48:52Z","timestamp":1461847732000},"page":"245-255","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures"],"prefix":"10.1007","volume":"32","author":[{"given":"Igor","family":"Aleksejev","sequence":"first","affiliation":[]},{"given":"Sergei","family":"Devadze","sequence":"additional","affiliation":[]},{"given":"Artur","family":"Jutman","sequence":"additional","affiliation":[]},{"given":"Konstantin","family":"Shibin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,4,28]]},"reference":[{"key":"5588_CR1","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2012.6401571","volume-title":"FPGA-based synthetic instrumentation for board test","author":"I Aleksejev","year":"2012","unstructured":"Aleksejev I, Jutman A, Devadze S, Odintsov S, Wenzel T (2012) FPGA-based synthetic instrumentation for board test. In Proc. of International Test Conference, Austin, USA"},{"key":"5588_CR2","unstructured":"Asset Intertech Inc., How to test high-speed memory with non-intrusive embedded instruments, Whitepaper, 2012."},{"key":"5588_CR3","unstructured":"Breuer MA, Narayanan S (1993) Reconfigurable Scan Chains, A Novel Approach to Reduce Test Application Time. In Proc. of International Conference on Computer-Aided Design, USA"},{"key":"5588_CR4","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2011.6139141","volume-title":"IEEE Std 1581 \u2014 a standardized test access methodology for memory devices","author":"H Ehrenberg","year":"2011","unstructured":"Ehrenberg H, Russell B (2011) IEEE Std 1581 \u2014 a standardized test access methodology for memory devices. In Proc. of International Test Conference, Austin, USA"},{"key":"5588_CR5","volume-title":"Automatic generation of an FPGA based embedded test system for printed circuit board testing","author":"JHM Escobar","year":"2012","unstructured":"Escobar JHM, Sach\u00dfe J, Ostendorff S, Wuttke H-D (2012) Automatic generation of an FPGA based embedded test system for printed circuit board testing. In Proc. of Latin American Test Workshop, Quito, Ecuador"},{"key":"5588_CR6","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2005.1584043","volume-title":"A strategy for board level in-system programmable built-in assisted test and built-in self test","author":"J Ferry","year":"2005","unstructured":"Ferry J, Scesnak J, Shaikh S (2005) A strategy for board level in-system programmable built-in assisted test and built-in self test. In Proc. of Internation Test Conference, Austin, USA"},{"key":"5588_CR7","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2009.5355673","volume-title":"Boundary-scan adoption \u2013 an industry snapshot with emphasis on the semiconductor industry","author":"PB Geiger","year":"2009","unstructured":"Geiger PB, Butkovich S (2009) Boundary-scan adoption \u2013 an industry snapshot with emphasis on the semiconductor industry. In Proc. International Test Conference, USA"},{"key":"5588_CR8","unstructured":"Goepel GmbH., Cascon Galaxy System."},{"key":"5588_CR9","volume-title":"A novel configurable boundary-scan circuit design of SRAM-based FPGA","author":"C Guo","year":"2011","unstructured":"Guo C, Zhang Y, Wen Z, Chen L, Li X, Liu Z, Wang M (2011) A novel configurable boundary-scan circuit design of SRAM-based FPGA. In Proc. of Computer Science and Automation Engineering, China"},{"key":"5588_CR10","volume-title":"Standard test access port and boundary-scan architecture","author":"IEEE","year":"2001","unstructured":"IEEE Standard test access port and boundary-scan architecture, 2001."},{"key":"5588_CR11","unstructured":"Intel Inc., Intel StrataFlash\u00ae Embedded Memory, Datasheet."},{"key":"5588_CR12","volume-title":"Infrastructure IP for programming and test of in-system memory devices","author":"Intellitech Corp","year":"2003","unstructured":"Intellitech Corp., Infrastructure IP for programming and test of in-system memory devices, Whitepaper, 2003."},{"key":"5588_CR13","unstructured":"Micron Technology Inc., Micron M25P32 Serial Flash Embedded Memory, Datasheet."},{"key":"5588_CR14","doi-asserted-by":"crossref","unstructured":"S. P. Morley et al. Selectable Length Partial Scan: a Method to Reduce Vector Length. in Proc. of Internation Test Conference, USA, 1991.","DOI":"10.1109\/TEST.1991.519698"},{"key":"5588_CR15","volume-title":"Intel\u00ae IBIST, the full vision realized","author":"J Nejedlo","year":"2009","unstructured":"Nejedlo J, Khanna R (2009) Intel\u00ae IBIST, the full vision realized. In Proc. of International Test Conference, Santa Clara, USA"},{"key":"5588_CR16","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1007\/978-1-4615-0367-5","volume-title":"The boundary-scan handbook","author":"KP Parker","year":"2003","unstructured":"Parker KP (2003) The boundary-scan handbook. Kluwer Academic Publisher, Boston, MA, USA, p. 373"},{"key":"5588_CR17","doi-asserted-by":"crossref","DOI":"10.1109\/VTEST.2004.1299266","volume-title":"Designing reconfigurable multiple scan chains for systems-on-Chip","author":"S Quasem","year":"2004","unstructured":"Quasem S, Gupta S (2004) Designing reconfigurable multiple scan chains for systems-on-Chip. In Proc. of VLSI Test Symposium, USA"},{"key":"5588_CR18","volume-title":"Dynamic scan: driving down the cost of test","author":"S Samaranayake","year":"2002","unstructured":"Samaranayake S, Sitchinava N, Kapur R, Amin MB, Williams TW (2002) Dynamic scan: driving down the cost of test. In IEEE Computer, October"},{"key":"5588_CR19","unstructured":"Spansion Inc., S29AL008D 8MBit Flash Memory, Datasheet."},{"key":"5588_CR20","volume-title":"Design for Board and System Level Structural Test and diagnosis","author":"V Toai","year":"2006","unstructured":"Toai V, Zhiyuan W, Eaton T, Ghosh P, Huai L, Young L, Weili W, Rong F, Singletary D, Xinli G (2006) Design for Board and System Level Structural Test and diagnosis. In Proc. of International Test Conference, Santa Clara, USA"},{"key":"5588_CR21","doi-asserted-by":"crossref","unstructured":"A. Tsertov, R. Ubar, A. Jutman, S. Devadze. SoC and Board Modeling for Processor-Centric Board Testing. In Proc. of 14th Euromicro Conference on Digital System Design, Oulu, Finland, 2011.","DOI":"10.1109\/DSD.2011.79"},{"key":"5588_CR22","doi-asserted-by":"crossref","DOI":"10.1109\/ASICON.2013.6812016","volume-title":"A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly","author":"S Wang","year":"2013","unstructured":"Wang S, Cao W, Wang L, Wang N, Tao P (2013) A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly. In Proc. of International Conference on ASIC, China"},{"key":"5588_CR23","doi-asserted-by":"crossref","DOI":"10.1109\/VTS.2012.6231095","volume-title":"Enhancing testability by structured partial scan","author":"P Wohl","year":"2012","unstructured":"Wohl P, Waicukauski JA, Colburn JE (2012) Enhancing testability by structured partial scan. In Proc. of VLSI Test Symposium, USA"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5588-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5588-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5588-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:04:48Z","timestamp":1559253888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5588-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,28]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["5588"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5588-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,28]]}}}