{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:41:59Z","timestamp":1761597719213},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,5,28]],"date-time":"2016-05-28T00:00:00Z","timestamp":1464393600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s10836-016-5593-1","type":"journal-article","created":{"date-parts":[[2016,5,28]],"date-time":"2016-05-28T00:24:59Z","timestamp":1464395099000},"page":"329-343","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive\/Active Design Tampering"],"prefix":"10.1007","volume":"32","author":[{"given":"Sharareh","family":"Zamanzadeh","sequence":"first","affiliation":[]},{"given":"Ali","family":"Jahanian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,5,28]]},"reference":[{"key":"5593_CR1","unstructured":"Altera Corporation (2014) Altera unique chip ID IP core user guide. ug-altchipid"},{"issue":"2","key":"5593_CR2","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MDT.2013.2247460","volume":"30","author":"RS Chakraborty","year":"2013","unstructured":"Chakraborty RS, Saha I, Palchaudhuri A (2013) Hardware Trojan insertion by direct modification of FPGA configuration bitstream. IEEE Des Test 30(2):45\u201354","journal-title":"IEEE Des Test"},{"key":"5593_CR3","unstructured":"Hori Y, Katashita T, Sasaki A (2012) Electromagnetic side-channel attack against 28-nm FPGA device. In: International workshop on information security applications, pp 16\u201318"},{"key":"5593_CR4","unstructured":"Hutton M, Lewis D, Pedersen B (2006) Fracturable FPGA logic elements, CP-01006-1.0 http:\/\/www.altera.Com\/literature\/cp\/cp-01006.pdf , Tech. Rep."},{"key":"5593_CR5","unstructured":"Kastensmidt F, Carro L, Reis R (2006) Fault-tolerance techniques for SRAM-based FPGAs. In: Series: frontiers in electronic testing, vol 32. Springer, pp 180\u2013185"},{"key":"5593_CR6","unstructured":"Lu T, Kenny R, Atsatt S (2015) Stratix 10 secure device manager provides best-in-class FPGA and SoC security. White paper, WP-01252-10"},{"key":"5593_CR7","doi-asserted-by":"crossref","unstructured":"Luu J, Anderson J, Rose J (2011) Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect. In: Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays, pp 227\u2013236","DOI":"10.1145\/1950413.1950457"},{"key":"5593_CR8","unstructured":"McNeil S (2012) Solving today\u2019s design security concerns. Xilinx, White paper, WP365 (v1.2) July 30"},{"key":"5593_CR9","doi-asserted-by":"crossref","unstructured":"Moradi A, Barenghi A, Kasper T, Paar C (2011) On the vulnerability of FPGA bitstream encryption against power analysis attacks: Extracting keys from Xilinx Virtex-II FPGAs. In: Proceedings of ACM conference on computer and communications security, pp 111\u2013124","DOI":"10.1145\/2046707.2046722"},{"key":"5593_CR10","doi-asserted-by":"crossref","unstructured":"Moradi A, Barenghi A, Paar C (2011) On the vulnerability of FPGA bitstream encryption against power analysis attacks. In: Proceedings of the 18th ACM conference on computer and communications security. ACM, pp 111\u2013123","DOI":"10.1145\/2046707.2046722"},{"key":"5593_CR11","doi-asserted-by":"crossref","unstructured":"Moradi A, Kasper M, Parr C (2012) Black-box side-channel attacks highlight the importance of countermeasuresVAn analysis of the Xilinx Virtex 4 and Virtex-5 bitstream encryption mechanism. In: Proceedings of the 12th conference topics in cryptology doi: 10.1007\/978-3-642-27954-6_1","DOI":"10.1007\/978-3-642-27954-6_1"},{"key":"5593_CR12","doi-asserted-by":"crossref","unstructured":"Moradi A, Oswald D, Paar C, Swierczynski P (2013) Side channel attacks on the bitstream encryption mechanism of Altera Stratix II. In: Proceedings of the ACM\/SIGDA international symposium on field-programmable gate arrays, pp 91\u2013100","DOI":"10.1145\/2435264.2435282"},{"key":"5593_CR13","unstructured":"Mudler E, Buysschaert P, Delmotte P (2005) Electromagnetic analysis attack on an FPGA implementation of an elliptic curve cryptosystem. In: International conference on computer as a tool (EUROCON), pp 1879\u20131882"},{"key":"5593_CR14","doi-asserted-by":"crossref","unstructured":"Note J, Rannaud E (2008) From the bitstream to the netlist. In: Proceedings of the 16th international ACM\/SIGDA symposium on field programmable gate arrays, pp 264\u2013270","DOI":"10.1145\/1344671.1344729"},{"key":"5593_CR15","unstructured":"Peterson E (2013) Developing tamper resistant designs with Xilinx Virtex-6 and 7 series FPGAs. Xilinx, Appl, XAPP1084 (v13)"},{"issue":"2","key":"5593_CR16","doi-asserted-by":"crossref","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Karri R (2015) Fault analysis-based logic encryption. IEEE Trans Comput 64 (2):410\u2013424","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"5593_CR17","doi-asserted-by":"crossref","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Karri R et al (2015) Fault analysis-based logic encryption. IEEE Trans Comput 64(2):410\u2013424","journal-title":"IEEE Trans Comput"},{"key":"5593_CR18","doi-asserted-by":"crossref","unstructured":"Rose J, Luu J, Goeders J (2014) VTR 7.0: next generation architecture and CAD system for FPGAs. In: ACM transaction on reconfigurable technology and systems (TRETS), vol 7, no 2","DOI":"10.1145\/2617593"},{"key":"5593_CR19","doi-asserted-by":"crossref","unstructured":"Skorobogatov S, Woods C (2012) Breakthrough silicon scanning discovers backdoor in military chip. In: Cryptographic hardware and embedded systems VCHES 2012, vol 7428. Springer, Berlin, pp 23\u201340","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"5593_CR20","unstructured":"Stratix IV FPGA ALM Logic Structure\u2019s Fracturable LUT (2015) Available on https:\/\/www.altera.com\/products"},{"key":"5593_CR21","doi-asserted-by":"crossref","unstructured":"Swierczynski P, Fyrbiak M, Paar C (2015) FPGA Trojans through detecting and weakening of cryptographic primitives. In: IEEE transactions on computer aided design, pp 1\u201313","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"5593_CR22","doi-asserted-by":"crossref","unstructured":"Trimberger S, Moore J (2014) FPGA security: from features to capabilities to trusted systems. In: Design automation conference DAC\u201914, pp 1\u20134","DOI":"10.1145\/2593069.2602555"},{"issue":"8","key":"5593_CR23","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/JPROC.2014.2331672","volume":"102","author":"SM Trimberger","year":"2014","unstructured":"Trimberger SM, Moore J (2014) FPGA security: motivations, features, and applications. Invited paper in Proc IEEE 102(8):1248\u20131265","journal-title":"Invited paper in Proc IEEE"},{"key":"5593_CR24","unstructured":"Vu TH, Cuong NV (2012) A framework for secure remote updating of bitstream of runtime reconfigurable embedded platforms. In: Communications and electronics, pp 471\u2013476"},{"key":"5593_CR25","unstructured":"Xilinx Virtex-6 FPGA Configurable Logic Block User\u2019s Guide (2014) Available on http:\/\/www.xilinx.com\/support"},{"key":"5593_CR26","unstructured":"Xilinx Virtex-7 family overview (2015) Available on http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/"},{"key":"5593_CR27","doi-asserted-by":"crossref","unstructured":"Zhang J, Qu G (2014) A survey on security and trust of FPGA-based systems. In: International conference on field programmable technology (FPT), pp 147\u2013152","DOI":"10.1109\/FPT.2014.7082768"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5593-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5593-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5593-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T20:36:48Z","timestamp":1567975008000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5593-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,28]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["5593"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5593-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,28]]}}}