{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:45:18Z","timestamp":1778168718818,"version":"3.51.4"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2016,7,11]],"date-time":"2016-07-11T00:00:00Z","timestamp":1468195200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1007\/s10836-016-5599-8","type":"journal-article","created":{"date-parts":[[2016,7,11]],"date-time":"2016-07-11T02:38:02Z","timestamp":1468204682000},"page":"407-421","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs"],"prefix":"10.1007","volume":"32","author":[{"given":"Guillaume","family":"Renaud","sequence":"first","affiliation":[]},{"given":"Manuel J.","family":"Barragan","sequence":"additional","affiliation":[]},{"given":"Asma","family":"Laraba","sequence":"additional","affiliation":[]},{"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Mir","sequence":"additional","affiliation":[]},{"given":"Herv\u00e9","family":"Le-Gall","sequence":"additional","affiliation":[]},{"given":"Herv\u00e9","family":"Naudet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,7,11]]},"reference":[{"key":"5599_CR1","doi-asserted-by":"publisher","unstructured":"(2011) IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters. IEEE Std 1241-2010 (Revision of IEEE Std 1241-2000):1\u2013139. doi: 10.1109\/IEEESTD.2011.5692956","DOI":"10.1109\/IEEESTD.2011.5692956"},{"key":"5599_CR2","doi-asserted-by":"publisher","unstructured":"Arabi K, Kaminska B (1997) Oscillation built-in self test (obist) scheme for functional and structural testing of analog and mixed-signal integrated circuits. In: Proceedings of the international Test Conference, 1997, pp 786\u2013795. doi: 10.1109\/TEST.1997.639692 , pp 786\u2013795","DOI":"10.1109\/TEST.1997.639692"},{"key":"5599_CR3","doi-asserted-by":"publisher","unstructured":"Bernard S, Azais F, Bertrand Y, Renovell M (2002) A high accuracy triangle-wave signal generator for on-chip ADC testing. In: 2002 Proceedings of the Seventh IEEE European Test Workshop. pp 89\u201394. doi: doi.org\/10.1109\/ETW.2002.1029644 , pp 89\u201394","DOI":"10.1109\/ETW.2002.1029644"},{"issue":"12","key":"5599_CR4","doi-asserted-by":"publisher","first-page":"906","DOI":"10.1109\/TCSII.2003.820253","volume":"50","author":"O Choksi","year":"2003","unstructured":"Choksi O, Carley L (2003) Analysis of switched-capacitor common-mode feedback circuit. IEEE Trans Circuits Syst II, Analog Digit Signal Process 50(12):906\u2013917. doi: 10.1109\/TCSII.2003.820253","journal-title":"IEEE Trans Circuits Syst II, Analog Digit Signal Process"},{"key":"5599_CR5","doi-asserted-by":"publisher","unstructured":"Enz C, Temes G (1996) Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization. Proc IEEE 84(11):1584\u20131614. doi: 10.1109\/5.542410","DOI":"10.1109\/5.542410"},{"key":"5599_CR6","doi-asserted-by":"publisher","unstructured":"Goyal S, Chatterjee A, Atia M, Iglehart H, Chen CY, Shenouda B, Khouzam N, Haggag H (2005) Test time reduction of successive approximation register A\/D converter by selective code measurement. In: Proceedings of the IEEE International Test Conference, ITC 2005, pp. 8\u2013225. doi: 10.1109\/TEST.2005.1583979","DOI":"10.1109\/TEST.2005.1583979"},{"key":"5599_CR7","doi-asserted-by":"publisher","unstructured":"Huang JL, Ong CK, Cheng KT (2000) A BIST scheme for on-chip ADC and DAC testing. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition 2000. pp 216\u2013220. doi: 10.1109\/DATE.2000.840041 , pp 216\u2013220","DOI":"10.1109\/DATE.2000.840041"},{"key":"5599_CR8","doi-asserted-by":"publisher","unstructured":"Jalon MA, Rueda A, Peralias E (2009) Enhanced double-histogram test. Electron Lett 45(7):349\u2013351. doi: 10.1049\/el.2009.0203","DOI":"10.1049\/el.2009.0203"},{"key":"5599_CR9","doi-asserted-by":"publisher","unstructured":"Jansson C, Chen K, Svensson C (1994) Linear, polynomial and exponential ramp generators with automatic slope adjustment. IEEE Trans Circuits Syst I, Fundam Theory Appl 41(2):181\u2013185. doi: 10.1109\/81.269058","DOI":"10.1109\/81.269058"},{"key":"5599_CR10","doi-asserted-by":"publisher","unstructured":"Jiang H, Olleta B, Chen D, Geiger R (2007) Testing High-Resolution ADCs With Low-Resolution\/Accuracy Deterministic Dynamic Element Matched DACs. IEEE Trans Instrum Meas 56(5):1753\u20131762. doi: 10.1109\/TIM.2007.903621","DOI":"10.1109\/TIM.2007.903621"},{"issue":"3","key":"5599_CR11","first-page":"1188","volume":"54","author":"L Jin","year":"2005","unstructured":"Jin L, Parthasarathy K, Kuyel T, Chen D, Geiger R (2005) Accurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal. IEEE Trans Instrum Meas 54(3):1188\u20131199. doi: 10.1109\/TIM.2005.847240","journal-title":"IEEE Trans Instrum Meas"},{"key":"5599_CR12","doi-asserted-by":"publisher","unstructured":"Laraba A, Stratigopoulos H, Mir S, Naudet H, Bret G (2013) Reduced code linearity testing of pipeline adcs in the presence of noise. In: 2013 IEEE 31st VLSI Test Symposium (VTS). pp 1\u20136. doi: 10.1109\/VTS.2013.6548913","DOI":"10.1109\/VTS.2013.6548913"},{"issue":"10","key":"5599_CR13","doi-asserted-by":"publisher","first-page":"2391","DOI":"10.1109\/TCSI.2015.2469014","volume":"62","author":"A Laraba","year":"2015","unstructured":"Laraba A, Stratigopoulos HG, Mir S, Naudet H (2015) Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique. IEEE Trans Circuits Syst Regul Pap 62(10):2391\u20132400. doi: 10.1109\/TCSI.2015.2469014","journal-title":"IEEE Trans Circuits Syst Regul Pap"},{"issue":"6","key":"5599_CR14","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1109\/MDAT.2013.2267957","volume":"30","author":"A Laraba","year":"2013","unstructured":"Laraba A, Stratigopoulos HG, Mir S, Naudet H, Bret G (2013) Reduced-Code Linearity Testing of Pipeline ADCs. IEEE Des Test 30(6):80\u201388. doi: 10.1109\/MDAT.2013.2267957","journal-title":"IEEE Des Test"},{"key":"5599_CR15","doi-asserted-by":"publisher","unstructured":"Laraba A, Stratigopoulos HG, Mir S, Naudet H, Forel C (2012) Enhanced reduced code linearity test technique for multi-bit\/stage pipeline ADCs. In: 2012 17th IEEE European Test Symposium (ETS), pp 1\u20136. doi: 10.1109\/ETS.2012.6233009","DOI":"10.1109\/ETS.2012.6233009"},{"issue":"12","key":"5599_CR16","first-page":"2158","volume":"19","author":"JF Lin","year":"2011","unstructured":"Lin JF, Chang SJ, Kung TC, Ting HW, Huang CH (2011) Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction. IEEE Trans Very Large Scale Integr VLSI Syst 19(12):2158\u20132169. doi: 10.1109\/TVLSI.2010.2089543","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5599_CR17","doi-asserted-by":"publisher","unstructured":"Oliaei O (2000) Thermal noise analysis of multi-input SC-integrators for delta-sigma modulator design. In: Proceedings of the 2000 IEEE international symposium on circuits and systems, ISCAS 2000, pp 425\u2013428, vol 4. Geneva. doi: 10.1109\/ISCAS.2000.858779","DOI":"10.1109\/ISCAS.2000.858779"},{"key":"5599_CR18","doi-asserted-by":"publisher","unstructured":"Peralias E, Gines A, Rueda A (2014) Inl systematic reduced-test technique for pipeline adcs. In: 2014 19th IEEE European Test Symposium (ETS), pp 1\u20136. doi: 10.1109\/ETS.2014.6847818 , pp 1\u20136","DOI":"10.1109\/ETS.2014.6847818"},{"issue":"2","key":"5599_CR19","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/JSSC.2002.807415","volume":"38","author":"B Provost","year":"2003","unstructured":"Provost B, Sanchez-Sinencio E (2003) On-chip ramp generators for mixed-signal BIST and ADC self-test. IEEE J Solid State Circuits 38(2):263\u2013273. doi: 10.1109\/JSSC.2002.807415","journal-title":"IEEE J Solid State Circuits"},{"key":"5599_CR20","doi-asserted-by":"publisher","unstructured":"Renaud G, Barragan M, Mir S (2015) Design of an on-chip stepwise ramp generator for ADC static BIST applications. In: 2015 20th International Mixed-Signal Testing Workshop (IMSTW). pp 1\u20136. doi: 10.1109\/IMS3TW.2015.7177876","DOI":"10.1109\/IMS3TW.2015.7177876"},{"key":"5599_CR21","doi-asserted-by":"publisher","unstructured":"Renaud G, Barragan M, Mir S, Sabut M (2014) On-Chip Implementation of an Integrator-Based Servo-Loop for ADC Static Linearity Test. In: 2014 IEEE 23rd Asian Test Symposium (ATS). pp 212\u2013217. doi: 10.1109\/ATS.2014.47","DOI":"10.1109\/ATS.2014.47"},{"key":"5599_CR22","unstructured":"Schreier R, Temes GC (2009) Appendix c: Noise in Switched-Capacitor Delta-Sigma data converters. In: Understanding delta-sigma data converters, pp 417\u2013442"},{"key":"5599_CR23","doi-asserted-by":"publisher","unstructured":"Wang LC, Sanchez-Sinencio E, Maloberti F (2000) Very linear ramp-generators for high resolution ADC BIST and calibration. In: Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, 2000, vol 2, pp 908\u2013911. doi: 10.1109\/MWSCAS.2000.952901","DOI":"10.1109\/MWSCAS.2000.952901"},{"issue":"6","key":"5599_CR24","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1049\/ip-cds:20040414","volume":"151","author":"M Yavari","year":"2004","unstructured":"Yavari M, Shoaei O (2004) Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications. Circuits, Devices Syst, IEE Proc 151(6):573\u2013578. doi: 10.1049\/ip-cds:20040414","journal-title":"Circuits, Devices Syst, IEE Proc"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5599-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5599-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5599-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,8,9]],"date-time":"2016-08-09T06:27:42Z","timestamp":1470724062000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5599-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,11]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,8]]}},"alternative-id":["5599"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5599-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7,11]]}}}