{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:18Z","timestamp":1740123558393,"version":"3.37.3"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2016,9,19]],"date-time":"2016-09-19T00:00:00Z","timestamp":1474243200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1007\/s10836-016-5619-8","type":"journal-article","created":{"date-parts":[[2017,4,26]],"date-time":"2017-04-26T14:37:48Z","timestamp":1493217468000},"page":"569-586","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Analyzing Vulnerability of Asynchronous Pipeline to Soft Errors: Leveraging Formal Verification"],"prefix":"10.1007","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6263-674X","authenticated-orcid":false,"given":"Faiq Khalid","family":"Lodhi","sequence":"first","affiliation":[]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Hasan","sequence":"additional","affiliation":[]},{"given":"Falah","family":"Awwad","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,19]]},"reference":[{"issue":"2","key":"5619_CR1","first-page":"165","volume":"39","author":"S Baarir","year":"2011","unstructured":"Baarir S, Braunstein C, Encrenaz E, Ili\u00e9 J M, Mounier I, Poitrenaud D, Younes S (2011) Feasibility analysis for robustness quantification by symbolic model checking. Formal Methods in System Design 39(2):165\u2013184. doi: 10.1007\/s10703-011-0121-5","journal-title":"Formal Methods in System Design"},{"key":"5619_CR2","doi-asserted-by":"crossref","unstructured":"Cavada R, Cimatti A, Dorigatti M, Griggio A, Mariotti A, Micheli A, Mover S, Roveri M, Tonetta S (2014) The nuxmv symbolic model checker. In: Computer aided verification. springer, p 334\u2013342","DOI":"10.1007\/978-3-319-08867-9_22"},{"key":"5619_CR3","doi-asserted-by":"crossref","unstructured":"Dill DL (1998) What\u2019s between simulation and formal verification?. In: Dac, vol 98, pp 328\u2013329","DOI":"10.1109\/DAC.1998.724491"},{"key":"5619_CR4","doi-asserted-by":"publisher","unstructured":"Fant K, Brandt S (1996) Null convention logictm: a complete and consistent logic for asynchronous digital circuit synthesis. In: Proceedings of International Conference on Application Specific Systems, Architectures and Processors, 1996. ASAP 96, , pp 261\u2013273. doi: 10.1109\/ASAP.1996.542821","DOI":"10.1109\/ASAP.1996.542821"},{"key":"5619_CR5","doi-asserted-by":"publisher","unstructured":"Fey G (2012) Mathematical and engineering methods in computer science: 7th international doctoral workshop, Memics 2011, Lednice, Czech Republic, october 14-16, 2011, revised selected papers. Springer Berlin Heidelberg, Berlin, Heidelberg, pp 47\u201356. chap Assessing System Vulnerability Using Formal Verification Techniques. doi: 10.1007\/978-3-642-25929-6_4","DOI":"10.1007\/978-3-642-25929-6_4"},{"key":"5619_CR6","unstructured":"Fondazione Bruno Kessler and DISI-University of Trento (2016) The MathSAT 5 SMT Solver. http:\/\/mathsat.fbk.eu\/"},{"key":"5619_CR7","doi-asserted-by":"publisher","unstructured":"Gardiner K, Yakovlev A, Bystrov A (2007) A c-element latch scheme with increased transient fault tolerance for asynchronous circuits. In: On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International, , pp 223\u2013230. doi: 10.1109\/IOLTS.2007.5","DOI":"10.1109\/IOLTS.2007.5"},{"key":"5619_CR8","doi-asserted-by":"publisher","unstructured":"Hamad G, Ait Mohamed O, Hasan S, Savaria Y (2012) Identification of soft error glitch-propagation paths: Leveraging sat solvers. In: IEEE International Symposium on Circuits and Systems (ISCAS), 2012, , pp 3258\u20133261. doi: 10.1109\/ISCAS.2012.6272020","DOI":"10.1109\/ISCAS.2012.6272020"},{"key":"5619_CR9","doi-asserted-by":"publisher","unstructured":"Hamad G, Hasan S, Mohamed O, Savaria Y (2013) Investigating the impact of propagation paths and re-convergent paths on the propagation induced pulse broadening. In: 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2013, , pp 1\u20134 doi: 10.1109\/RADECS.2013.6937387","DOI":"10.1109\/RADECS.2013.6937387"},{"key":"5619_CR10","doi-asserted-by":"publisher","unstructured":"Hamad G, Hasan S, Mohamed O, Savaria Y (2014) Modeling, analyzing, and abstracting single event transient propagation at gate level. In: IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), 2014, , pp 515\u2013518 doi: 10.1109\/MWSCAS.2014.6908465","DOI":"10.1109\/MWSCAS.2014.6908465"},{"issue":"1","key":"5619_CR11","first-page":"238","volume":"55","author":"GB Hamad","year":"2015","unstructured":"Hamad GB, Hasan SR, Mohamed OA, Savaria Y (2015) Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits. Microelectron Reliab 55(1):238\u2013250. doi: 10.1016\/j.microrel.2014.09.025","journal-title":"Microelectron Reliab"},{"key":"5619_CR12","unstructured":"Hasan SR, Savaria Y (2007) Crosstalk effects in event-driven self-timed circuits designed with 90nm cmos technology. In: 2007 IEEE International symposium on circuits and systems, IEEE, pp 629\u2013632"},{"issue":"1","key":"5619_CR13","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S Hauck","year":"1995","unstructured":"Hauck S (1995) Asynchronous design methodologies: an overview. Proc IEEE 83(1):69\u201393. doi: 10.1109\/5.362752","journal-title":"Proc IEEE"},{"key":"5619_CR14","doi-asserted-by":"publisher","unstructured":"Jang W, Martin A (2005) Seu-tolerant qdi circuits [quasi delay-insensitive asynchronous circuits]. In: 11th IEEE International Symposium on Asynchronous Circuits and Systems, 2005. ASYNC 2005. Proceedings, , pp 156\u2013165. doi: 10.1109\/ASYNC.2005.30","DOI":"10.1109\/ASYNC.2005.30"},{"key":"5619_CR15","doi-asserted-by":"crossref","unstructured":"Krautz U, Pflanz M, Jacobi C, Tast HW, Weber K, Vierhaus HT (2006) Evaluating coverage of error detection logic for soft errors using formal methods. In: Proceedings of the conference on design, automation and test in europe: proceedings, European Design and Automation Association, DATE \u201906, pp 176\u2013181","DOI":"10.1109\/DATE.2006.244062"},{"issue":"3","key":"5619_CR16","first-page":"410","volume":"18","author":"W Kuang","year":"2010","unstructured":"Kuang W, Zhao P, Yuan J, DeMara R (2010) Design of asynchronous circuits for high soft error tolerance in deep submicrometer cmos circuits. IEEE Trans Very Large Scale Integr VLSI Syst 18(3):410\u2013422. doi: 10.1109\/TVLSI.2008.2011554","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5619_CR17","unstructured":"Kulikowski KJ, Karpovsky MG, Taubin A, Wang Z, Kulikowski A (2008) Concurrent fault detection for secure qdi asynchronous circuits. In: Workshop on dependable and secure nonocompeting, IEEE\/IFIP DSN-2008, AK, USA"},{"key":"5619_CR18","doi-asserted-by":"publisher","unstructured":"Lodhi F, Hasan O, Hasan S, Awwad F (2012) Modified null convention logic pipeline to detect soft errors in both null and data phases. In: IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 2012, , pp 402\u2013405 doi: 10.1109\/MWSCAS.2012.6292042","DOI":"10.1109\/MWSCAS.2012.6292042"},{"key":"5619_CR19","volume-title":"Analyzing vulnerability of asynchronous pipeline to soft errors: Leveraging formal verification, National University of Sciences and Technology","author":"FK Lodhi","year":"2016","unstructured":"Lodhi FK, Hasan SR, Hasan O, Awwad F (2016) Analyzing vulnerability of asynchronous pipeline to soft errors: Leveraging formal verification, National University of Sciences and Technology. http:\/\/save.seecs.nust.edu.pk\/projects\/AVAP_SE"},{"key":"5619_CR20","doi-asserted-by":"publisher","unstructured":"Monnet Y, Renaudin M, Leveugle R (2004) Asynchronous circuits sensitivity to fault injection. In: On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International, , pp 121\u2013126 doi: 10.1109\/OLT.2004.1319669","DOI":"10.1109\/OLT.2004.1319669"},{"key":"5619_CR21","doi-asserted-by":"publisher","unstructured":"Monnet Y, Renaudin M, Leveugle R (2005) Asynchronous circuits transient faults sensitivity evaluation. In: Design Automation Conference, 2005. Proceedings. 42nd, , pp 863\u2013868 doi: 10.1109\/DAC.2005.193936","DOI":"10.1109\/DAC.2005.193936"},{"key":"5619_CR22","volume-title":"Architecture design for soft errors","author":"S Mukherjee","year":"2008","unstructured":"Mukherjee S (2008) Architecture design for soft errors. Morgan kaufmann publishers inc, San francisco, CA, USA"},{"key":"5619_CR23","doi-asserted-by":"crossref","unstructured":"Seshia SA, Li W, Mitra S (2007) Verification-guided soft error resilience. In: Proceedings of the conference on design, automation and test in europe, EDA consortium, san jose, CA, USA, DATE \u201907, pp 1442\u20131447","DOI":"10.1109\/DATE.2007.364501"},{"issue":"1","key":"5619_CR24","first-page":"1","volume":"4","author":"SC Smith","year":"2009","unstructured":"Smith SC (2009) Designing asynchronous circuits using null convention logic (ncl). Synthesis Lectures on Digital Circuits and Systems 4(1):1\u201396. doi: 10.2200\/S00202ED1V01Y200907DCS023","journal-title":"Synthesis Lectures on Digital Circuits and Systems"},{"issue":"2","key":"5619_CR25","first-page":"223","volume":"87","author":"C van Berkel","year":"1999","unstructured":"van Berkel C, Josephs M, Nowick S (1999) Applications of asynchronous circuits. Proc IEEE 87(2):223\u2013233. doi: 10.1109\/5.740016","journal-title":"Proc IEEE"},{"key":"5619_CR26","doi-asserted-by":"publisher","unstructured":"Zhang G, Song W, Garside J, Navaridas J, Wang Z (2013) Transient fault tolerant qdi interconnects using redundant check code. In: Euromicro Conference on Digital System Design (DSD), 2013, , pp 3\u201310 doi: 10.1109\/DSD.2013.11","DOI":"10.1109\/DSD.2013.11"},{"issue":"8","key":"5619_CR27","first-page":"826","volume":"38","author":"G Zhang","year":"2014","unstructured":"Zhang G, Song W, Garside J, Navaridas J, Wang Z (2014) Protecting {QDI} interconnects from transient faults using delay-insensitive redundant check codes. Microprocess Microsyst 38(8):826\u2013842. doi: 10.1016\/j.micpro.2014.04.002","journal-title":"Microprocess Microsyst"},{"issue":"4","key":"5619_CR28","doi-asserted-by":"crossref","first-page":"216","DOI":"10.3390\/jlpea5040216","volume":"5","author":"L Zhou","year":"2015","unstructured":"Zhou L, Smith SC, Di J (2015) Radiation hardened null convention logic asynchronous circuit design. Journal of Low Power Electronics and Applications 5(4):216\u2013233","journal-title":"Journal of Low Power Electronics and Applications"},{"key":"5619_CR29","doi-asserted-by":"publisher","unstructured":"Zhou R, Chong KS, Gwee BH, Chang J (2011) Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from verilog specifications. In: IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) 2011, , pp 1\u20134 doi: 10.1109\/MWSCAS.2011.6026577","DOI":"10.1109\/MWSCAS.2011.6026577"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5619-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5619-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5619-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:52:59Z","timestamp":1498243979000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5619-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,19]]},"references-count":29,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2016,10]]}},"alternative-id":["5619"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5619-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2016,9,19]]}}}