{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T17:04:32Z","timestamp":1649091872340},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T00:00:00Z","timestamp":1475712000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s10836-016-5621-1","type":"journal-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T04:01:39Z","timestamp":1475726499000},"page":"721-733","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Effective Power-Aware At-Speed Test Methodology for IP Qualification and Characterization"],"prefix":"10.1007","volume":"32","author":[{"given":"Kapil","family":"Juneja","sequence":"first","affiliation":[]},{"given":"Darayus Adil","family":"Patel","sequence":"additional","affiliation":[]},{"given":"Rajesh Kumar","family":"Immadi","sequence":"additional","affiliation":[]},{"given":"Balwant","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Sylvie","family":"Naudet","sequence":"additional","affiliation":[]},{"given":"Pankaj","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,10,6]]},"reference":[{"key":"5621_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed N, Ravikumar CP, Tehranipoor M, Plusquellic J (2005) At-speed transition fault testing with low speed scan enable. Proc. IEEE VLSI Test Symposium, pp 42\u201347","DOI":"10.1109\/VTS.2005.31"},{"key":"5621_CR2","doi-asserted-by":"crossref","unstructured":"Bahl S et al. (2011) State of the art low capture power methodology. Proc. IEEE International Test Conference, pp 1\u201310","DOI":"10.1109\/TEST.2011.6139164"},{"key":"5621_CR3","doi-asserted-by":"crossref","unstructured":"Bahukudumbi S, Chakrabarty K (2008) Power Management for Wafer-Level Test During Burn-In, Proc. IEEE Asian Test Symposium, pp 231\u2013236","DOI":"10.1109\/ATS.2008.26"},{"key":"5621_CR4","doi-asserted-by":"crossref","unstructured":"Bonhomme Y, Girard P, Guiller L, Landrault C, Pravossoudovitch S (2001) A gated clock scheme for low power scan testing of logic ICs or embedded cores. Proc. IEEE Asian Test Symposium, pp 253\u2013258","DOI":"10.1109\/ATS.2001.990291"},{"key":"5621_CR5","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variations and impact on circuits and microarchitecture, Proc. ACM Design Automation Conference, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"5621_CR6","doi-asserted-by":"crossref","unstructured":"Brand HJ, Rulke S, Radetzki M (2004) IPQ: IP qualification for efficient system design. Proc. IEEE International Symposium on Quality Electronic Design, pp 478\u2013482","DOI":"10.1109\/ISQED.2004.1283719"},{"key":"5621_CR7","volume-title":"Essentials of electronic testing","author":"ML Bushnell","year":"2000","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing. Kluwer Academic Publishers, Boston"},{"key":"5621_CR8","doi-asserted-by":"crossref","unstructured":"Chakravadhanula K, Chickermane V, Keller B, Gallagher P, Narang P (2009) Capture power reduction using clock gating aware test generation. Proc. IEEE International Test Conference, pp 1\u20139","DOI":"10.1109\/TEST.2009.5355649"},{"key":"5621_CR9","doi-asserted-by":"crossref","unstructured":"Cheng KT, Dey S, Rodgers M, Roy K (2000) Test challenges for deep sub-micron technologies. Proc. ACM Design Automation Conference, pp 142\u2013149","DOI":"10.1145\/337292.337353"},{"key":"5621_CR10","unstructured":"Crouch A (1999) Design-for-Test for Digital IC's and Embedded Core Systems. Prentice Hall"},{"issue":"12","key":"5621_CR11","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1109\/43.736572","volume":"17","author":"V Dabholkar","year":"1998","unstructured":"Dabholkar V, Chakravarty S, Pomeranz I, Reddy S (1998) Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans Comput Aided Des Integr Circuits Syst 17(12):1325\u20131333","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"5621_CR12","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/MDT.2002.1003802","volume":"19","author":"P Girard","year":"2002","unstructured":"Girard P (2002) Survey of low-power testing of VLSI circuits. IEEE Des Test Comput 19(3):80\u201390","journal-title":"IEEE Des Test Comput"},{"key":"5621_CR13","doi-asserted-by":"crossref","unstructured":"Girard P, Guiller L, Landrault C, Pravossoudovitch S, Wunderlich, HJ (2001) A modified clock scheme for a low power BIST test pattern generator, Proc. IEEE VLSI Test Symposium, pp 306\u2013311","DOI":"10.1109\/VTS.2001.923454"},{"key":"5621_CR14","doi-asserted-by":"crossref","unstructured":"Girard P, Nicolici N, Wen X (editors) (2009) Power-Aware Testing and Test Strategies for Low Power Devices, Springer","DOI":"10.1007\/978-1-4419-0928-2"},{"issue":"4","key":"5621_CR15","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/92.863624","volume":"8","author":"MS Hsiao","year":"2000","unstructured":"Hsiao MS, Rudnick EM, Patel JH (2000) Peak power estimation of VLSI circuits: new peak power measures. IEEE Trans Very Large Scale Integr VLSI Syst 8(4):435\u2013439","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5621_CR16","doi-asserted-by":"crossref","unstructured":"Iyengar V et al. (2007) Variation-aware performance verification using at-speed structural test and statistical timing. Proc. IEEE\/ACM International Conference on Computer-Aided Design, 2007, San Jose, pp 405\u2013412","DOI":"10.1109\/ICCAD.2007.4397299"},{"issue":"5","key":"5621_CR17","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.2003.1232252","volume":"20","author":"X Lin","year":"2003","unstructured":"Lin X et al (2003) High-frequency, at-speed scan testing. IEEE Des Test Comput 20(5):17\u201325","journal-title":"IEEE Des Test Comput"},{"key":"5621_CR18","doi-asserted-by":"crossref","unstructured":"Multari R, Vollertsen RP, Reece V (2000) Burn-in discussion group minutes,\" IEEE International Integrated Reliability Workshop Final Report, pp 123\u2013124","DOI":"10.1109\/IRWS.2000.911917"},{"key":"5621_CR19","doi-asserted-by":"crossref","unstructured":"Nicolici N, Wen X (2007) Embedded Tutorial on Low Power Test. Proc. 12th IEEE European Test Symposium, pp 202\u2013210","DOI":"10.1109\/ETS.2007.22"},{"key":"5621_CR20","doi-asserted-by":"crossref","unstructured":"Nigh P et al. (1998) Failure analysis of timing and IDDq-only failures from the SEMATECH test methods experiment. Proc. IEEE International Test Conference, pp 43\u201352","DOI":"10.1109\/TEST.1998.743135"},{"key":"5621_CR21","doi-asserted-by":"crossref","unstructured":"Onodera H (2008) Variability modeling and impact on design. Proc. IEEE International Electron Devices Meeting, pp 1\u20134","DOI":"10.1109\/IEDM.2008.4796791"},{"key":"5621_CR22","unstructured":"Planes N et al. (2012) 28\u00a0nm FDSOI technology platform for high-speed low-voltage digital applications. Proc. IEEE Symposium on VLSI Technology (VLSIT), pp 133\u2013134"},{"key":"5621_CR23","unstructured":"Ravi S (2007) Power-aware test: Challenges and solutions. Proc. IEEE International Test Conference, pp 1\u201310"},{"issue":"2","key":"5621_CR24","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/JETCAS.2011.2158275","volume":"1","author":"S Reda","year":"2011","unstructured":"Reda S (2011) Thermal and Power Characterization of Real Computing Devices. IEEE J Emerging Sel Top Circuits Syst 1(2):76\u201387","journal-title":"IEEE J Emerging Sel Top Circuits Syst"},{"key":"5621_CR25","doi-asserted-by":"crossref","unstructured":"Saxena J et al. (2003) A case study of ir-drop in structured at-speed testing. Proc. IEEE International Test Conference, pp 1098\u20131104","DOI":"10.1109\/TEST.2003.1271098"},{"key":"5621_CR26","doi-asserted-by":"crossref","unstructured":"Tendolkar NN (1985) Analysis of Timing Failures Due to Random AC Defects in VLSI Modules. Proc. ACM Design Automation Conference, pp 709\u2013714","DOI":"10.1109\/DAC.1985.1586020"},{"key":"5621_CR27","doi-asserted-by":"crossref","unstructured":"Tendolkar N et al. (2006) Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis. Proc. IEEE International Test Conference, pp 1\u20139","DOI":"10.1109\/TEST.2006.297623"},{"key":"5621_CR28","doi-asserted-by":"crossref","unstructured":"Vorg A, Radetzki M, Rosenstiel W (2004) Measurement of IP qualification costs and benefits. Proc. IEEE\/ACM Design, Automation and Test in Europe Conference, pp 996\u20131001","DOI":"10.1109\/DATE.2004.1269023"},{"key":"5621_CR29","doi-asserted-by":"crossref","unstructured":"Vorisek V, Koch T, Fischer H (2004) At-speed testing of SOC ICs, Proc. IEEE\/ACM Design, Automation and Test in Europe Conference, pp 120\u2013125","DOI":"10.1109\/DATE.2004.1269217"},{"issue":"2","key":"5621_CR30","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MDT.1987.295104","volume":"4","author":"JA Waicukauski","year":"1987","unstructured":"Waicukauski JA, Lindbloom E, Rosen BK, Iyengar VS (1987) Transition Fault Simulation. IEEE Des Test Comput 4(2):32\u201338","journal-title":"IEEE Des Test Comput"},{"key":"5621_CR31","unstructured":"Wang S, Gupta SK (1997) DS-LFSR: a new BIST TPG for low heat dissipation. Proc. IEEE International Test Conference, pp 848\u2013857"},{"key":"5621_CR32","doi-asserted-by":"crossref","unstructured":"Wang LW, Luo HW (2011) Quality and reliability of digital soft IP core and a qualification framework. Proc. IEEE International Conference on Quality, Reliability, Risk, Maintenance, and Safety Engineering (ICQR2MSE), pp 804\u2013808","DOI":"10.1109\/ICQR2MSE.2011.5976733"},{"key":"5621_CR33","doi-asserted-by":"crossref","unstructured":"Wang LC, Liou J-J, Cheng K-T (2004) Critical path selection for delay fault testing based upon a statistical timing model. IEEE Trans Comput Aided Des Integr Circuits Syst 23(11):1550\u20131565","DOI":"10.1109\/TCAD.2004.835137"},{"key":"5621_CR34","doi-asserted-by":"crossref","unstructured":"Whetsel L (2000) Adapting scan architectures for low power operation. Proc. IEEE International Test Conference, pp 863\u2013872","DOI":"10.1109\/TEST.2000.894297"},{"key":"5621_CR35","doi-asserted-by":"crossref","unstructured":"Wu S et al. (2010) Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains, Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 358\u2013366","DOI":"10.1109\/DFT.2010.50"},{"key":"5621_CR36","doi-asserted-by":"crossref","unstructured":"Yilmaz M, Chakrabarty K, Tehranipoor M (2008) Test-Pattern Grading and Pattern Selection for Small-Delay Defects. Proc. IEEE VLSI Test Symposium, pp 233\u2013239","DOI":"10.1109\/VTS.2008.32"},{"key":"5621_CR37","doi-asserted-by":"crossref","unstructured":"Yoshida T, Watati M (2003) A new approach for low-power scan testing. Proc. IEEE International Test Conference, pp 480\u2013487","DOI":"10.1109\/TEST.2003.1270873"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5621-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5621-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5621-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T09:09:43Z","timestamp":1568452183000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5621-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,6]]},"references-count":37,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5621"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5621-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,6]]}}}