{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:22:14Z","timestamp":1748665334595},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T00:00:00Z","timestamp":1478649600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s10836-016-5622-0","type":"journal-article","created":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T09:05:00Z","timestamp":1478682300000},"page":"749-762","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["A Routability-Aware Algorithm for Both Global and Local Interconnect Resource Test and Diagnosis of Xilinx SRAM-FPGAs"],"prefix":"10.1007","volume":"32","author":[{"given":"Aiwu","family":"Ruan","sequence":"first","affiliation":[]},{"given":"Haiyang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jingwu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yifan","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,9]]},"reference":[{"key":"5622_CR1","doi-asserted-by":"crossref","unstructured":"Chmelar E (2004) Minimizing the number of test configurations for FPGAs. Proc ICCAD, 899\u2013902","DOI":"10.1109\/ICCAD.2004.1382702"},{"key":"5622_CR2","volume-title":"Graph theory","author":"R Diestel","year":"2005","unstructured":"Diestel R (2005) Graph theory, 3rd edn. Springer-Verlag, Heidelberg, New York","edition":"3"},{"key":"5622_CR3","unstructured":"Du T, Ruan AW, Li P, Jie BR (2014) A bitstream readback based FPGA test and diagnosis system. Proc. 14th IEEE Int Symp Integrated Circ (ISIC), 592\u2013595"},{"key":"5622_CR4","doi-asserted-by":"crossref","unstructured":"Giasson C, Sun X (2004) Modeling the interconnects of Xilinx virtex FPGAs and derivation of their test configurations. Proc. CCECE, 831\u2013834","DOI":"10.1109\/CCECE.2004.1345243"},{"issue":"7","key":"5622_CR5","doi-asserted-by":"crossref","first-page":"2300","DOI":"10.1109\/TIM.2009.2013921","volume":"58","author":"CL Hsu","year":"2009","unstructured":"Hsu CL, Chen TH (2009) Built-in self-test design for fault detection and fault diagnosis in SRAM-based FPGA. Proc Instrument Measure 58(7):2300\u20132315","journal-title":"Proc Instrument Measure"},{"issue":"1","key":"5622_CR6","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1016\/j.micpro.2012.08.006","volume":"37","author":"TN Kumar","year":"2013","unstructured":"Kumar TN, Almurib HAF, Chin-Ee N (2013) Fine grain faults diagnosis of FPGA interconnect. Microprocess Microsyst 37(1):33\u201340","journal-title":"Microprocess Microsyst"},{"issue":"6","key":"5622_CR7","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/TC.2004.17","volume":"53","author":"B Liu","year":"2004","unstructured":"Liu B, Lombardi F, Park N, Choi M (2004) Testing layered interconnection networks. IEEE Trans Comput 53(6):710\u2013722","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"5622_CR8","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1109\/TVLSI.2013.2242100","volume":"22","author":"YL Peng","year":"2014","unstructured":"Peng YL, Kwai DM, Chou YF, Wu CW (2014) Application-independent testing of 3-D field programmable gate array interconnect faults. IEEE Transa Very Large Scale Integrat Syst 22(2):207\u2013219","journal-title":"IEEE Transa Very Large Scale Integrat Syst"},{"key":"5622_CR9","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1007\/s10836-015-5515-7","volume":"31","author":"IG Pereira","year":"2015","unstructured":"Pereira IG, Dias LA, Souza CP (2015) A shift-register based BIST architecture for FPGA global interconnect testing and diagnosis. J Electron Test: Theory and Applications 31:207\u2013215","journal-title":"J Electron Test: Theory and Applications"},{"issue":"8","key":"5622_CR10","doi-asserted-by":"crossref","first-page":"1627","DOI":"10.1016\/j.microrel.2014.03.017","volume":"54","author":"AW Ruan","year":"2014","unstructured":"Ruan AW, Jie BR, Wan L, Yang JH, Xiang CY, Zhu ZJ, Wang Y (2014) A bitstream readback-based automatic functional test and diagnosis method for xilinx FPGAs. Microelectron Reliab 54(8):1627\u20131635","journal-title":"Microelectron Reliab"},{"issue":"2","key":"5622_CR11","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1016\/j.microrel.2012.09.013","volume":"53","author":"AW Ruan","year":"2013","unstructured":"Ruan AW, Kang S, Wang Y, Han X, Zhu ZJ, Liao YB, Li P (2013) A Built-In Self-Test (BIST) system with non-intrusive TPG and ORA for FPGA test and diagnosis. IMicroelectron Reliabil 53(2):488\u2013498","journal-title":"IMicroelectron Reliabil"},{"issue":"11","key":"5622_CR12","first-page":"801","volume":"60","author":"AW Ruan","year":"2013","unstructured":"Ruan AW, Yang JH, Wan L, Jie BR, Tian ZQ (2013) Insight into a genric interconnect resource model for xilinx virtex and spartan series FPGAs. IEEE Trans Circ Syst II, Express Briefs 60(11):801\u2013805","journal-title":"IEEE Trans Circ Syst II, Express Briefs"},{"issue":"3","key":"5622_CR13","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/s10836-006-9319-7","volume":"22","author":"J Smith","year":"2006","unstructured":"Smith J, Xia T, Stroud C (2006) An automated BIST architecture for testing and diagnosing FPGA interconnect faults. J Electron Test: Theory and Applications 22(3):239\u2013253","journal-title":"J Electron Test: Theory and Applications"},{"key":"5622_CR14","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1016\/j.sysarc.2003.08.009","volume":"50","author":"XL Sun","year":"2004","unstructured":"Sun XL, Ogden K, Chan H, Trouborst P (2004) A novel FPGA local interconnect test scheme and automatic TC derivation\/generation. J Syst Archit 50:267\u2013280","journal-title":"J Syst Archit"},{"issue":"10","key":"5622_CR15","doi-asserted-by":"crossref","first-page":"1775","DOI":"10.1109\/TVLSI.2010.2056941","volume":"19","author":"MB Tahoori","year":"2011","unstructured":"Tahoori MB (2011) High resolution application specific fault diagnosis of FPGAs. IEEE Trans Very Large Scale Integrat Syst 19(10):1775\u20131786","journal-title":"IEEE Trans Very Large Scale Integrat Syst"},{"issue":"11","key":"5622_CR16","doi-asserted-by":"crossref","first-page":"1774","DOI":"10.1109\/TCAD.2005.852452","volume":"24","author":"MB Tahoori","year":"2005","unstructured":"Tahoori MB, Mitra S (2005) Application-independent testing of FPGA interconnects. IEEE Trans Comput-Aided Design Integrat Circ Syst 24(11):1774\u20131783","journal-title":"IEEE Trans Comput-Aided Design Integrat Circ Syst"},{"key":"5622_CR17","doi-asserted-by":"crossref","unstructured":"Toutoundi S, Lai A (2002) FPGA test and coverage. Proc Int Test Conf, 599\u2013607","DOI":"10.1109\/TEST.2002.1041811"},{"key":"5622_CR18","unstructured":"Yao J, Dixon B, Stroud C, Nelson V (2009) System-level built-in self-test of global routing resources in VIRTEX-4 FPGAs. Proc 41st Southeastern Sym Syst Theor, 29\u201333"},{"key":"5622_CR19","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1007\/s10836-011-5238-3","volume":"27","author":"JF Zhu","year":"2011","unstructured":"Zhu JF, Hu H, Wu D, Pan LY (2011) A cost-efficient self-configurable BIST technique for testing multiplexer-based FPGA interconnect. J Electron Test: Theory and Applications 27:647\u2013655","journal-title":"J Electron Test: Theory and Applications"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5622-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5622-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5622-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T03:09:39Z","timestamp":1498360179000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5622-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,9]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5622"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5622-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,9]]}}}