{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T06:44:47Z","timestamp":1648968287054},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,11,8]],"date-time":"2016-11-08T00:00:00Z","timestamp":1478563200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s10836-016-5624-y","type":"journal-article","created":{"date-parts":[[2016,11,8]],"date-time":"2016-11-08T06:35:39Z","timestamp":1478586939000},"page":"695-703","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Instruction-Vulnerability-Factor-Based Reliability Analysis Model for Program Memory"],"prefix":"10.1007","volume":"32","author":[{"given":"Qingyu","family":"Chen","sequence":"first","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Longsheng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yuanqing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Mo","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,8]]},"reference":[{"key":"5624_CR1","unstructured":"(1998) The SPARC Architecture Manual Version 8. SPARC International Inc., Campbell, pp. 141\u2013143"},{"key":"5624_CR2","unstructured":"(2004) Distributed processor memory module and method, by Klein D. A. and Kirsch G. Patent Number 6,785,780"},{"issue":"6","key":"5624_CR3","first-page":"3426","volume":"57","author":"GR Allen","year":"2010","unstructured":"Allen GR, Edmonds L, Tseng CW, Swift G, Carmichael C (2010) Single-event upset (SEU) results of embedded error detect and correctenabled block random access memory (BlockRAM) within theXilinx XQR5VFX130. IEEE Trans Nucl Sci 57(6):3426\u20133431, pt. 1","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR4","doi-asserted-by":"crossref","unstructured":"Asadi G-H, Sridharan V, Tahoori M, Kaeli D (2005) Balancing performanceand reliability in the memory hierarchy. In: Proc. IEEE Int. Symp. Performance Analysis of Systems and Software (ISPASS \u201805)","DOI":"10.1109\/ISPASS.2005.1430581"},{"issue":"4","key":"5624_CR5","doi-asserted-by":"crossref","first-page":"2111","DOI":"10.1109\/TNS.2009.2015312","volume":"56","author":"S Baeg","year":"2009","unstructured":"Baeg S, Wen S, Wong R (2009) SRAM interleaving distance selectionwith a soft error failure model. IEEE Trans Nucl Sci 56(4):2111\u20132118","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"5624_CR6","doi-asserted-by":"crossref","first-page":"814","DOI":"10.1109\/TCSI.2009.2025856","volume":"57","author":"S Baeg","year":"2010","unstructured":"Baeg S, Wen S, Wong R (2010) Minimizing soft errors in TCAM devices: a probabilistic approach to determining scrubbing intervals. IEEE Trans Circuits Syst I Regul Pap 57(4):814\u2013822","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"4","key":"5624_CR7","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1109\/TNS.2007.892119","volume":"54","author":"MA Bajura","year":"2007","unstructured":"Bajura MA, Boulghassoul Y, Naseer R, DasGupta S, Witulski AF, Sondeen J, Stansberry SD, Draper JT, Massengill LW, Damoulakis JN (2007) Models and algorithmic limits for an ECC-based approachto hardening sub-100-nm SRAMs. IEEE Trans Nucl Sci 54(4):935\u2013945","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR8","doi-asserted-by":"crossref","unstructured":"Baranwal D, Singh D, Soyeb K, Rout SS, Deb S (2015) Reliability enhancement of SoCs based on dynamic memory access profiling in conjunction with PVT monitoring. In: Proc. 28th Int\u2019l Conf. VLSI Design (VLSID), Bangalore, pp. 541\u2013546","DOI":"10.1109\/VLSID.2015.97"},{"issue":"3","key":"5624_CR9","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann RC (2005) Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans Device Mater Reliab 5(3):305\u2013316","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"3","key":"5624_CR10","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR11","first-page":"183","volume-title":"Stochastic process: computing and application","author":"HL Feng","year":"2012","unstructured":"Feng HL, Bao LJ (2012) Stochastic process: computing and application. Xi Dian University, Xi\u2019an, pp 183\u2013200"},{"key":"5624_CR12","unstructured":"Fu X, Li T, Fortes J (2006) Sim-soda: a unified framework for architectural level software reliability analysis. Workshop on modeling, benchmarking and simulation"},{"issue":"3","key":"5624_CR13","doi-asserted-by":"crossref","first-page":"884","DOI":"10.1109\/18.79957","volume":"37","author":"RM Goodman","year":"1991","unstructured":"Goodman RM, Sayano M (1991) The reliability of semiconductor RAM memories with on-chip error-correction coding. IEEE Trans Inf Theory 37(3):884\u2013896","journal-title":"IEEE Trans Inf Theory"},{"issue":"1","key":"5624_CR14","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/TVLSI.2013.2238565","volume":"22","author":"J Guo","year":"2014","unstructured":"Guo J, Xiao L, Mao Z, Zhao Q (2014) Enhanced memory reliability against multiple cell upsets using decimal matrix code. IEEE Trans Very Large Syst Integr 22(1):127\u2013135","journal-title":"IEEE Trans Very Large Syst Integr"},{"key":"5624_CR15","first-page":"110","volume-title":"Computer organization and embedded systems","author":"C Hamacher","year":"2012","unstructured":"Hamacher C, Vranesic Z, Zaky S, Manjikian N (2012) Computer organization and embedded systems. McGraw Hill, New York, pp 110\u2013136"},{"key":"5624_CR16","first-page":"438","volume-title":"CMOS memory circuits","author":"TP Haraszti","year":"2000","unstructured":"Haraszti TP (2000) CMOS memory circuits. Kluwer, Boston, pp 438\u2013468"},{"key":"5624_CR17","unstructured":"Hareland S, Maiz J, Alavi M, Mistry K, Walsta S, Dai C (2001) Impact of CMOS process scaling and SOI on soft error rates of logic processors. In: Proc. Symp. VLSI Tech., pp. 73\u201374"},{"key":"5624_CR18","unstructured":"Islam MM, Karunakaran NM, Haraldsson J, Barmin F, Karlsson J (2014) Binary-level fault injection for AUTOSAR systems, Proc. 10th European Dependable Computing Conference (EDCC), pp 138\u2013141"},{"key":"5624_CR19","unstructured":"Karnik T et al (2001) Scaling trends of cosmic rays induced soft errors instatic latches beyond 0.18 _m. In: Proc. 2001 Symp. VLSI Circuits Dig. Tech. Papers, Kyoto, Japan, June 14\u201316, Tech. Papers, pp 61\u201362"},{"key":"5624_CR20","doi-asserted-by":"crossref","unstructured":"Li X, Adve SV, Bose P, Rivers JA (2008) Online estimation ofarchitectural vulnerability factor for soft errors. In: Proc. Int. Symp. Comput. Archit. (ISCA), pp. 341\u2013352.","DOI":"10.1145\/1394608.1382150"},{"issue":"4","key":"5624_CR21","doi-asserted-by":"crossref","first-page":"2720","DOI":"10.1109\/TNS.2013.2251902","volume":"60","author":"Y Li","year":"2013","unstructured":"Li Y, Nelson B, Wirthlin M (2013) Reliability models for SEC\/DED memory with scrubbing in FPGA-based designs. IEEE Trans Nucl Sci 60(4):2720\u20132727","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR22","unstructured":"Lin S, Kim YB, Lombardi F (2009) A novel design technique forsoft error hardening of a nanoscale CMOS memory. In: Proc. IEEEMWSCAS, pp. 679\u2013682"},{"issue":"1","key":"5624_CR23","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/TR.2008.2006470","volume":"58","author":"JA Maestro","year":"2009","unstructured":"Maestro JA, Reviriego P (2009) Reliability of single-error correction protected memories. IEEE Trans Reliab 58(1):193\u2013201","journal-title":"IEEE Trans Reliab"},{"issue":"1","key":"5624_CR24","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1007\/s10836-013-5351-6","volume":"29","author":"W Mansour","year":"2013","unstructured":"Mansour W, Velazco R (2013) SEU fault-injection in VHDL-based processors: a case study. J Electron Testing: Theory and Applications 29(1):87\u201394","journal-title":"J Electron Testing: Theory and Applications"},{"key":"5624_CR25","doi-asserted-by":"crossref","first-page":"3288","DOI":"10.1109\/TNS.2008.2006893","volume":"55","author":"D Mavis","year":"2008","unstructured":"Mavis D et al (2008) Multiple bit upsets and error mitigation in ultra-deep submicron SRAMs. IEEE Trans Nucl Sci 55:3288\u20133294","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR26","doi-asserted-by":"crossref","unstructured":"Metra C et al (2008) Function-inherent code checking: a new low cost on-line testing approach for high performance microprocessor control logic. 2008 13th European Test Symposium. IEEE","DOI":"10.1109\/ETS.2008.24"},{"issue":"1","key":"5624_CR27","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/TNS.2010.2099667","volume":"58","author":"Z Ming","year":"2011","unstructured":"Ming Z, Yi XL, Chang L, Wei ZJ (2011) Reliability of memories protected by multibit error correction codes against MBUs. IEEE Trans Nucl Sci 58(1):289\u2013295","journal-title":"IEEE Trans Nucl Sci"},{"key":"5624_CR28","doi-asserted-by":"crossref","unstructured":"Mukherjee SS, Emer J, Fossum T, Reinhardt SK (2004) Cache scrubbing in microprocessors: myth or necessity. In: Proc. 10th Int\u2019l Symp. Pacific Rim Dependable Computing","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"5624_CR29","unstructured":"Mukherjee S, Weaver C, Emer J, Reinhardt S, Austin T (2003) A systematicmethodology to compute the architectural vulnerability factorsfor a high-performance microprocessor. In: Proc. Int. Symp. Microarch. (MICRO), pp. 29\u201340"},{"key":"5624_CR30","doi-asserted-by":"crossref","unstructured":"Mukherjee SS et al (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"5624_CR31","doi-asserted-by":"crossref","unstructured":"Nair AA, Eyerman S, Eeckhout L, John LK (2012) A first-ordermechanistic model for architectural vulnerability factor. In: Proc. Int. Symp. Comput. Archit. (ISCA), pp. 273\u2013284","DOI":"10.1145\/2366231.2337191"},{"key":"5624_CR32","unstructured":"Naseer R, Draper J (2008) DEC ECC design to improve memory reliabilityin Sub-100\u00a0nm technologies. In: Proc. IEEE ICECS, pp. 586\u2013589"},{"key":"5624_CR33","doi-asserted-by":"crossref","first-page":"2742","DOI":"10.1109\/23.556861","volume":"43","author":"E Normand","year":"1996","unstructured":"Normand E (1996) Single event upset at ground level. IEEE Trans Nucl Sci 43:2742\u20132750","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5624_CR34","doi-asserted-by":"crossref","first-page":"981","DOI":"10.1109\/TNS.2011.2109965","volume":"58","author":"P Reviriego","year":"2011","unstructured":"Reviriego P, Argyrides C, Maestro JA, Pradhan DK (2011) Improving memory reliability against soft errors using block parity. IEEE Trans Nucl Sci 58(3):981\u2013986","journal-title":"IEEE Trans Nucl Sci"},{"issue":"11","key":"5624_CR35","doi-asserted-by":"crossref","first-page":"2592","DOI":"10.1109\/TCSI.2012.2190632","volume":"59","author":"P Reviriego","year":"2012","unstructured":"Reviriego P, Flanagan MF, Liu SF, Maestro JA (2012) Multiple cell upset correction in memories using difference set codes. IEEE Trans Circuits Syst I Regul Pap 59(11):2592\u20132599","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"4","key":"5624_CR36","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1109\/TDMR.2007.910443","volume":"7","author":"P Reviriego","year":"2007","unstructured":"Reviriego P, Maestro JA, Cervantes C (2007) Reliability analysis ofmemories suffering multiple bit upsets. IEEE Trans Device Mater Reliab 7(4):592\u2013601","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"7","key":"5624_CR37","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1109\/32.148480","volume":"18","author":"M Sahinoglu","year":"1992","unstructured":"Sahinoglu M (1992) Compound-poisson software reliability model. IEEE Trans Softw Eng 18(7):624\u2013630","journal-title":"IEEE Trans Softw Eng"},{"issue":"1","key":"5624_CR38","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/24.52622","volume":"39","author":"AM Saleh","year":"1990","unstructured":"Saleh AM, Serrano JJ, Patel JH (1990) Reliability of scrubbingrecovery techniques for memory systems. IEEE Trans Reliab 39(1):114\u2013122","journal-title":"IEEE Trans Reliab"},{"key":"5624_CR39","doi-asserted-by":"crossref","unstructured":"Sangchoolie B et al (2015) A comparison of inject-on-read and inject-on-write in ISA-level fault injection. Dependable Computing Conference (EDCC), 2015 Eleventh European. IEEE","DOI":"10.1109\/EDCC.2015.24"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5624-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5624-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5624-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T10:46:13Z","timestamp":1568544373000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5624-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,8]]},"references-count":39,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5624"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5624-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,8]]}}}