{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:01Z","timestamp":1740123541480,"version":"3.37.3"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2016,11,28]],"date-time":"2016-11-28T00:00:00Z","timestamp":1480291200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s10836-016-5626-9","type":"journal-article","created":{"date-parts":[[2016,11,27]],"date-time":"2016-11-27T23:06:13Z","timestamp":1480287973000},"page":"705-719","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["New Methodology for Complete Properties Extraction from Simulation Traces Guided with Static Analysis"],"prefix":"10.1007","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0999-0146","authenticated-orcid":false,"given":"Mohamed","family":"Hanafy","sequence":"first","affiliation":[]},{"given":"Hazem","family":"Said","sequence":"additional","affiliation":[]},{"given":"Ayman M.","family":"Wahba","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,28]]},"reference":[{"issue":"1","key":"5626_CR1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1297666.1297670","volume":"13","author":"M Boul\u00e9","year":"2008","unstructured":"Boul\u00e9 M, Zilic Z (2008) Automata-based assertion-checker synthesis of PSL properties. ACM Trans Des Autom Electron Syst 13(1):1\u201321","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5626_CR2","unstructured":"Chen KC (2003) Assertion-based verification for SoC designs, IEEE 5th International Conference on ASIC, Beijing, China, pp.12\u201315, 21\u201324"},{"key":"5626_CR3","doi-asserted-by":"crossref","unstructured":"El Mandouh E, Wassal AG (2012) Automatic Generation of Hardware Design Properties from Simulation Traces, IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2317\u20132320, 20\u201323","DOI":"10.1109\/ISCAS.2012.6271758"},{"issue":"I","key":"5626_CR4","first-page":"1","volume":"3","author":"H Foster","year":"2009","unstructured":"Foster H (2009) Applied assertion-based verification: an industry perspective. Found Trends Elec Design Auto 3(I):1\u201395","journal-title":"Found Trends Elec Design Auto"},{"key":"5626_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-9228-4","volume-title":"Assertion-based design","author":"H Foster","year":"2003","unstructured":"Foster H, Lacey D, Krolnik A (2003) Assertion-based design. Kluwer Academic Publishers, Norwell"},{"key":"5626_CR6","unstructured":"Hanafy M, Said H, Wahba AM (2015) Complete Properties Extraction from Simulation Traces for Assertions Auto-Generation, IEEE 24th North Atlantic Test Workshop (NATW 2015), pp. 1\u20136, 11\u201313"},{"key":"5626_CR7","doi-asserted-by":"crossref","unstructured":"Hangal S, Chandra N, Narayanan S, Chakravorty S (2005) Iodine: a tool to automatically infer dynamic invariants for hardware designs, 42nd annual Design Automation Conference (DAC \u201905), New York, USA, pp. 775\u2013778","DOI":"10.1145\/1065579.1065786"},{"key":"5626_CR8","doi-asserted-by":"crossref","first-page":"952","DOI":"10.1109\/TCAD.2013.2241176","volume":"32","author":"S Hertz","year":"2013","unstructured":"Hertz S, Sheridan D, Vasudevan S (2013) Mining hardware assertions with guidance from static analysis. IEEE Trans Comput-Aided Design Integr Circuits Syst 32:952\u2013965","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"key":"5626_CR9","unstructured":"IEEE Std (1800\u20132009) IEEE Standard for SystemVerilog \u2013 Unified Hardware Design, Specification, and Verification Language. Institute of Electrical and Electronic Engineers, New York"},{"key":"5626_CR10","unstructured":"IEEE Std (1850\u20132010) IEEE Standard for Property Specification Language (PSL). Institute of Electrical and Electronic Engineers, New York"},{"key":"5626_CR11","unstructured":"IEEE Std. 1800.2 (2015) IEEE Standard for Universal Verification Methodology Language Reference Manual. Institute of Electrical and Electronic Engineers, New York"},{"key":"5626_CR12","unstructured":"ITRS (2013) International techoology roadmap for semiconductors report"},{"key":"5626_CR13","doi-asserted-by":"crossref","unstructured":"Kayed M, Abdelsalam M, Guindi R (2014) A Novel Approach for SVA Generation of DDR Memory Protocols Based on TDML, 15th International Workshop on Microprocessor Test and Verification, Common Challenges and Solutions, December 15\u201316","DOI":"10.1109\/MTV.2014.15"},{"key":"5626_CR14","doi-asserted-by":"crossref","unstructured":"Liu L, Sheridan D, Athavale V, Vasudevan S (2011) Automatic Generation of Assertions from System Level Design Using Data Mining, 9th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp. 191\u2013200","DOI":"10.1109\/MEMCOD.2011.5970526"},{"key":"5626_CR15","doi-asserted-by":"crossref","unstructured":"Liu L, Lin C, Vasudevan S (2012) Word Level Feature Discovery to Enhance Quality of Assertion Mining, IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 210\u2013217","DOI":"10.1145\/2429384.2429424"},{"key":"5626_CR16","unstructured":"Morris Mano M Digital Design, Third Edition, 2002, Prentice-Hall"},{"key":"5626_CR17","doi-asserted-by":"crossref","unstructured":"Mostafa M, Safar M, El-Kharashi MW, Dessouky M (2014) SystemVerilog Assertion Debugging based on Visualization, Simulation Results and Mutation, 15th International Workshop on Microprocessor Test and Verification, Common Challenges and Solutions, December 15\u201316","DOI":"10.1109\/MTV.2014.23"},{"key":"5626_CR18","unstructured":"Opencores benchmarks http:\/\/opencores.org"},{"key":"5626_CR19","unstructured":"Questa\u00ae Advanced Simulator http:\/\/www.mentor.com\/products\/fv\/ questa\/"},{"key":"5626_CR20","unstructured":"Sheridan D, Liu L, Kim H, Vasudevan S (2014) A Coverage Guided Mining Approach for Automatic Generation of Succinct Assertions, 27th International Conference on VLSI Design and 13th International Conference on Embedded Systems, pp. 68\u201373"},{"key":"5626_CR21","unstructured":"Tong JG, Sarraf D, Boul\u00e9 M, Zilic Z (2011) Generating Compact Assertions for Control-Based Logic Signals, IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), 2011, pp. 1\u20134"},{"key":"5626_CR22","unstructured":"Vasudevan S, Sheridan D, Patel S, Tcheng D, Tuohy B, Johnson D (2010) GoldMine: Automatic Assertion Generation Using Data Mining and Static Analysis, Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 626\u2013629"},{"key":"5626_CR23","first-page":"235","volume":"1","author":"M Zaki","year":"2003","unstructured":"Zaki M, Tahar S (2003) Syntax code analysis and generation for Verilog. IEEE CCECE 2003, Can Conf Electr Comput Eng 1:235\u2013240 4\u20137","journal-title":"IEEE CCECE 2003, Can Conf Electr Comput Eng"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5626-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5626-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5626-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T20:47:36Z","timestamp":1568580456000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5626-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,28]]},"references-count":23,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["5626"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5626-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2016,11,28]]}}}