{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:58Z","timestamp":1761648418182},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T00:00:00Z","timestamp":1485734400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1007\/s10836-016-5638-5","type":"journal-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T00:12:40Z","timestamp":1485735160000},"page":"7-23","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Test Planning for Core-based Integrated Circuits under Power Constraints"],"prefix":"10.1007","volume":"33","author":[{"given":"Breeta","family":"SenGupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitar","family":"Nikolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Urban","family":"Ingelsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,1,30]]},"reference":[{"key":"5638_CR1","doi-asserted-by":"crossref","unstructured":"Andrews J (1994) An embedded JTAG, system test architecture. In: IEEE Electro International Conference, pp 691\u2013695","DOI":"10.1109\/ELECTR.1994.472654"},{"key":"5638_CR2","doi-asserted-by":"crossref","unstructured":"Bleeker H, Eijnden PVD, Jong FD (1993) Boundary-scan test: A practical approach. Kluwer Academic Publishers","DOI":"10.1007\/978-1-4615-3132-6"},{"key":"5638_CR3","doi-asserted-by":"crossref","unstructured":"Caldwell T, Langford B (1992) Is IEEE 1149.1 boundary scan cost effective: A simple case study. In: IEEE International Test Conference (ITC), pp 106\u2013109","DOI":"10.1109\/TEST.1992.527810"},{"issue":"12","key":"5638_CR4","doi-asserted-by":"crossref","first-page":"1619","DOI":"10.1109\/TC.2003.1252857","volume":"52","author":"K Chakrabarty","year":"2003","unstructured":"Chakrabarty K (2003) Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip. IEEE Trans Comput 52(12):1619\u20131632","journal-title":"IEEE Trans Comput"},{"key":"5638_CR5","doi-asserted-by":"crossref","unstructured":"Chou RM, Saluja KK, Agrawal VD (1997) Scheduling tests for VLSI systems under power constraints. IEEE Trans VLSI Syst 5(2):175\u2013185","DOI":"10.1109\/92.585217"},{"key":"5638_CR6","doi-asserted-by":"crossref","unstructured":"Dahbura A, Uyar M, Yau C (1989) An optimal test sequence for the JTAG\/IEEE P1149.1 test access port controller. In: IEEE International Test Conference (ITC), pp 55\u201362","DOI":"10.1109\/TEST.1989.82277"},{"key":"5638_CR7","doi-asserted-by":"crossref","unstructured":"Huang Y, Cheng W-T, Tsai C-C, Mukherjee N, Samman O, Zaidan Y, Reddy S (2001) Resource allocation and test scheduling for concurrent test of core-based SOC design. In: IEEE Asian Test Symposium (ATS), pp 265\u2013270","DOI":"10.1109\/ATS.2001.990293"},{"key":"5638_CR8","unstructured":"IEEE 1149.1: JTAG, http:\/\/grouper.ieee.org\/groups\/1149\/1\/ , 1990"},{"key":"5638_CR9","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test: Theory Appl 18:213\u2013230","journal-title":"J Electron Test: Theory Appl"},{"key":"5638_CR10","first-page":"685","volume":"44.3","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Wrapper\/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs. IEEE VLSI Test Symp (VTS) 44.3:685\u2013690","journal-title":"IEEE VLSI Test Symp (VTS)"},{"key":"5638_CR11","doi-asserted-by":"crossref","unstructured":"Jiang L, Huang L, Qiang X (2009) Test architecture design and optimization for three-dimensional SoCs. In: Design, Automation and Test in Europe (DATE), pp 220\u2013225","DOI":"10.1109\/DATE.2009.5090661"},{"key":"5638_CR12","doi-asserted-by":"crossref","unstructured":"Jiang L, Qiang X, Chakrabarty K, Mak TM (2009) Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint. In: International Conference on Computer-Aided Design (ICCAD), pp 191\u2013196","DOI":"10.1145\/1687399.1687434"},{"issue":"4598","key":"5638_CR13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S, Gelatt CD, Vecchi MP (1983) Optimization by simulated annealing. Science 220 (4598):671\u2013680","journal-title":"Science"},{"key":"5638_CR14","unstructured":"Lee H-HS, Chakrabarty K (2009) Test challenges for 3D integrated circuits. In: IEEE Design and Test of Computers, Special Issue on 3D IC Design and Test, pp 26\u201335"},{"key":"5638_CR15","unstructured":"Lee Y-J, Lim SK (2008) Co-optimization of signal, power, and thermal distribution networks for 3D ICs. In: Electrical Design of Advanced Packaging and Systems Symposium, pp 163\u2013166"},{"key":"5638_CR16","unstructured":"Lewis DL, Lee H-HS (2007) A scan-island based design enabling pre-bond testability in die-stacked microprocessors. In: IEEE International Test Conference (ITC), pp 1\u20138"},{"key":"5638_CR17","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Verbree J, Konijnenburg M (2010) A structured and scalable test access architecture for TSV-based 3D stacked ICs. In: IEEE VLSI Test Symposium (VTS), pp 1\u20136","DOI":"10.1109\/VTS.2010.5469556"},{"key":"5638_CR18","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Zorian Y (2009) Testing 3D chips containing through-silicon vias. In: IEEE International Test Conference (ITC), pp 1\u201311","DOI":"10.1109\/TEST.2009.5355573"},{"key":"5638_CR19","doi-asserted-by":"crossref","unstructured":"Muresan V, Wang X, Muresan V, Vladutiu M (2004) Greedy tree growing heuristics on block-test scheduling under power constraints. In: Journal of Electronic Testing: Theory and Applications, pp 61\u201378","DOI":"10.1023\/B:JETT.0000009314.39022.78"},{"key":"5638_CR20","doi-asserted-by":"crossref","unstructured":"Noia B, Goel SK, Chakrabarty K, Marinissen EJ, Verbree J (2010) Test-architecture optimization for TSV-based 3D stacked ICs. In: IEEE European Test Symposium (ETS), pp 24\u201329","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"5638_CR21","doi-asserted-by":"crossref","unstructured":"Oakland S (2000) Considerations for implementing IEEE 1149.1 on system-on-a-chip integrated circuits. In: IEEE International Test Conference (ITC), pp 628\u2013637","DOI":"10.1109\/TEST.2000.894257"},{"key":"5638_CR22","doi-asserted-by":"crossref","unstructured":"Parker KP (2003) The boundary-scan handbook. Kluwer Academic Publishers","DOI":"10.1007\/978-1-4615-0367-5"},{"issue":"11","key":"5638_CR23","doi-asserted-by":"crossref","first-page":"2502","DOI":"10.1109\/TCAD.2006.873898","volume":"25","author":"P Rosinger","year":"2006","unstructured":"Rosinger P, Al-Hashimi BM, Chakrabarty K (2006) Thermal-safe test scheduling for core-based system-on-chip integrated circuits. IEEE Trans Comput-Aided Des Integr Circ Syst (TCAD) 25(11):2502\u20132512","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst (TCAD)"},{"issue":"5","key":"5638_CR24","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1109\/TCAD.2008.917974","volume":"27","author":"S Samii","year":"2008","unstructured":"Samii S, Selkala M, Larsson E, Chakrabarty K, Peng Z (2008) Cycle-accurate test power modeling and its application to soc test architecture design and scheduling. IEEE Trans Comput-Aided Des Integr Circ Syst 27(5):973\u2013977","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"5638_CR25","unstructured":"Semiconductor Industry Association (SIA), In: International Technnology Roadmap for Semiconductors (ITRS), 2011"},{"issue":"1","key":"5638_CR26","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/s10836-011-5244-5","volume":"28","author":"B SenGupta","year":"2012","unstructured":"SenGupta B, Ingelsson U, Larsson E (2012) Scheduling tests for 3D stacked chips under power constraints. J Electron Test: Theory Appl (JETTA) 28(1):121\u2013135","journal-title":"J Electron Test: Theory Appl (JETTA)"},{"key":"5638_CR27","doi-asserted-by":"crossref","unstructured":"Wang L-T, Wu C-W, Wu C-W, Wen X (2006) VLSI test principles and architectures: Design for testability. Academic Press","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"5638_CR28","doi-asserted-by":"crossref","unstructured":"Whetsel L (1997) An IEEE 1149.1 based test access architecture for ICs with embedded cores. In: IEEE International Test Conference (ITC), pp 69\u201378","DOI":"10.1109\/TEST.1997.639596"},{"key":"5638_CR29","doi-asserted-by":"crossref","unstructured":"Whetsel L (1994) An approach to accelerate scan testing in IEEE 1149.1 architectures. In: IEEE International Test Conference (ITC), pp 314 \u2013 322","DOI":"10.1109\/TEST.1994.527965"},{"key":"5638_CR30","doi-asserted-by":"crossref","unstructured":"Wu X, Falkenstern P, Xie Y (2007) Scan chain design for three-dimensional integrated circuits (3D ICs). In: International Conference on Computer Design (ICCD), pp 208\u2013214","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"5638_CR31","doi-asserted-by":"crossref","unstructured":"Zhang X, Jiang Y, Ju J (2009) Specific design and optimization of JTAG IP core. In: IEEE Circuits and Systems International Conference on Testing and Diagnosis (ICTD), pp 1\u2013 4","DOI":"10.1109\/CAS-ICTD.2009.4960877"},{"key":"5638_CR32","doi-asserted-by":"crossref","unstructured":"Zorian Y (1993) A distributed BIST control scheme for complex VLSI devices. In: IEEE VLSI Test Symposium (VTS), pp 6\u201311","DOI":"10.1109\/VTEST.1993.313316"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5638-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-016-5638-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-016-5638-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T02:38:23Z","timestamp":1568774303000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-016-5638-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,30]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["5638"],"URL":"https:\/\/doi.org\/10.1007\/s10836-016-5638-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1,30]]}}}