{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T05:13:31Z","timestamp":1775711611253,"version":"3.50.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T00:00:00Z","timestamp":1484092800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1007\/s10836-017-5640-6","type":"journal-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T05:53:39Z","timestamp":1484114019000},"page":"25-36","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits"],"prefix":"10.1007","volume":"33","author":[{"given":"I.","family":"Wali","sequence":"first","affiliation":[]},{"given":"B.","family":"Deveautour","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sonza Reorda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,11]]},"reference":[{"key":"5640_CR1","doi-asserted-by":"publisher","unstructured":"Asadi H and Tahoori MB. (2006) Soft error derating computation in sequential circuits. In: Computer-Aided Design, 2006. ICCAD \u201806. IEEE\/ACM International Conference on. 2006, pp. 497\u2013501. doi: 10.1109\/ICCAD.2006.320164","DOI":"10.1109\/ICCAD.2006.320164"},{"issue":"12","key":"5640_CR2","doi-asserted-by":"publisher","first-page":"1304","DOI":"10.1109\/TC.1976.1674598","volume":"C-25","author":"A Avi\u017eiens","year":"1976","unstructured":"Avi\u017eiens A (1976) Fault-Tolerant Systems. IEEE Trans Comput C-25(12):1304\u20131312 . doi: 10.1109\/TC.1976.1674598 ISSN: 0018-9340","journal-title":"IEEE Trans Comput"},{"key":"5640_CR3","doi-asserted-by":"crossref","unstructured":"Bottoni C, Coeffic B, Daveau JM, Naviner L and Roche P, (2015) Partial triplication of a sparc-v8 microprocessor using fault injection. Latin American Symposium on Circuits Systems, pp. 1\u20134","DOI":"10.1109\/LASCAS.2015.7250415"},{"key":"5640_CR4","doi-asserted-by":"crossref","unstructured":"Fazeli M, Ahmadian S, Miremadi S, Asadi H, Tahoori M, (2011) Soft error rate estimation of digital circuits in the presence of multiple event transients (mets). Design Automation and Test in Europe Conference, pp. 1\u20136","DOI":"10.1109\/DATE.2011.5763020"},{"key":"5640_CR5","doi-asserted-by":"publisher","unstructured":"Franco DT, Vasconcelos MC, Naviner L, and Naviner JF. (2008) Reliability analysis of logic circuits based on signal probability. In: Electronics, Circuits and Systems, ICECS 2008. 15th IEEE International Conference on. 2008, pp. 670\u2013673. doi: 10.1109\/ICECS.2008.4674942","DOI":"10.1109\/ICECS.2008.4674942"},{"key":"5640_CR6","doi-asserted-by":"crossref","unstructured":"Iniewski K. (2012) Advanced circuits for emerging technologies. Wiley, 2012. ISBN: 9781118181492. URL: https:\/\/books.google.fr\/books?id=yuhbbtDFDtoC","DOI":"10.1002\/9781118181508"},{"key":"5640_CR7","doi-asserted-by":"crossref","unstructured":"Maniatakos M and Makris Y, (2010) Workload-driven selective hardening of control state elements in modern microprocessors. VLSI Test Symposium, pp. 159\u2013164","DOI":"10.1109\/VTS.2010.5469589"},{"key":"5640_CR8","unstructured":"Mohanram K and Touba N, (2013) Cost-effective approach for reducing soft error failure rate in logic circuits. International Test Conference, pp. 893\u2013901"},{"key":"5640_CR9","unstructured":"NanGate. (2011) Nangate 45\u00a0nm open cell library. [Online]. Available: http:\/\/www.nangate.com\/?page id\u00a0=\u00a02325"},{"issue":"6","key":"5640_CR10","doi-asserted-by":"publisher","first-page":"2506","DOI":"10.1109\/TNS.2007.910125","volume":"54","author":"B Narasimham","year":"2007","unstructured":"Narasimham B et al (2007) Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies. in IEEE Transactions on Nuclear Science 54(6):2506\u20132511. doi: 10.1109\/TNS.2007.910125","journal-title":"in IEEE Transactions on Nuclear Science"},{"key":"5640_CR11","doi-asserted-by":"crossref","unstructured":"Pagliarini SN, Naviner LAB and Naviner JF, (2012) Selective hardening methodology for combinational logic. Latin American Test Workshop, pp. 1\u20136","DOI":"10.1109\/LATW.2012.6261262"},{"issue":"3","key":"5640_CR12","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MDT.2010.120","volume":"28","author":"I Polian","year":"2011","unstructured":"Polian I, Hayes J (2011) Selective hardening: toward cost-effective error tolerance. IEEE Des Test Comput 28(3):54\u201363","journal-title":"IEEE Des Test Comput"},{"key":"5640_CR13","doi-asserted-by":"crossref","unstructured":"Polian I, Reddy S, Becker B (2008) Scalable calculation of logical masking effects for selective hardening against soft errors. IEEE Computer Society Annual Symposium on VLSI, pp. 257\u2013262","DOI":"10.1109\/ISVLSI.2008.22"},{"key":"5640_CR14","doi-asserted-by":"crossref","unstructured":"Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. International Conference on Dependable Systems and Networks:389\u2013398","DOI":"10.1109\/DSN.2002.1028924"},{"key":"5640_CR15","doi-asserted-by":"crossref","unstructured":"Suge Yue, Xiaolin Zhang, Xinyuan Zhao, (2015) Single event transient pulse width measurement of 65-nm bulk CMOS circuits. J Semicond 36(11)","DOI":"10.1088\/1674-4926\/36\/11\/115006"},{"key":"5640_CR16","doi-asserted-by":"crossref","unstructured":"Tran DA, Virazel A, Bosio A, Dilillo L, Girard P, Todri A, Imhof M, Wunderlich HJ, (2012) A pseudo-dynamic comparator for error detection in fault tolerant architectures. VLSI Test Symposium, pp. 50\u201355","DOI":"10.1109\/VTS.2012.6231079"},{"key":"5640_CR17","doi-asserted-by":"crossref","unstructured":"Wali I, Virazel A, Bosio A, Dilillo L, and Girard P, (2015a) An effective hybrid fault-tolerant architecture for pipelined cores. in Test Symposium (ETS), 2015 20th IEEE European, May 2015, pp. 1\u20136","DOI":"10.1109\/ETS.2015.7138733"},{"key":"5640_CR18","doi-asserted-by":"crossref","unstructured":"Wali I, Virazel A, Bosio A, Girard P and Sonza Reorda M, (2015b) Design space exploration and optimization of a hybrid fault-tolerant architecture. On-LineTesting Symposium, pp. 89\u201394","DOI":"10.1109\/IOLTS.2015.7229838"},{"key":"5640_CR19","doi-asserted-by":"crossref","unstructured":"Zoellin C, Wunderlich H, Polian I and Becker B, (2008) Selective hardening in early design steps. European Test Symposium, pp. 185\u2013190","DOI":"10.1109\/ETS.2008.30"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5640-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-017-5640-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-017-5640-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T11:13:51Z","timestamp":1568718831000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-017-5640-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,11]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["5640"],"URL":"https:\/\/doi.org\/10.1007\/s10836-017-5640-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1,11]]}}}